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Abstract
This paper reports on the modeling and simulation of a continuous-time
∆Σ analog to digital converter (ADC) in VHDL AMS. The ADC is intended for
use in a microcontroller and is therefore underlying restrictions on power
consumption. Continuous-time ∆Σ architectures are well known for their
good low-power capabilities compared to discrete-time realizations. This
is due to their reduced demands to the gain bandwidth product (GBW) of
the internal amplifiers in the ADCs. Continuous-time ADCs often operate
with GBWs in the range of the sampling frequency (fs). The ADC presented
in this work is also employing a previously reported compensation tech-
nique which ideally allows the GBW to be reduced further > 20 times of
this. Considering that the current drain in the amplifiers usually is propor-
tional with GBW, this could be a promising power saving technique.
The work focuses on the development of two similar models of a 2-order
continuous-time ∆Σ ADC in VHDL-AMS, where one of the ADCs is using
the compensation technique. The main purpose is to see how the compen-
sated ADC is affected by nonidealities such as GBW-variation, finite ampli-
fier gain,RC-product variation, excess loop delay and finite DAC slew rate
compared to the performance of the noncompensated ADC. The required
accuracy for the modeled ADCs is 62dB Signal to Noise and Distortion Ratio
(SNDR), thus an appropriate oversampling ratio (OSR) also must be found.
The simulations show that the compensated ADC has similar performance
as the noncompensated ADC operating with GBW = 10fs when subject to
the different nonidealities. With an OSR = 64 it stays within the accuracy
specification for GBWs ≥ 0.05fs. This is however only valid if actual GBW
stays within ±40% of the GBW compensated for. For larger deviations, es-
pecially lower GBW values, the SNDR drops rapidly. It is also shown that
the internal signal swing in the ADC is reduced for low GBW values. This
may limit the practical achievable SNDR when subject to circuit noise. If
these potential drawbacks are circumvented, the compensation technique
could lead to a further decrease of the power consumption in continuous-
time ∆Σ ADCs.
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Chapter 1
Introduction
An important part of modern microcontrollers is the analog to digital con-
verter (ADC). If the microcontroller is supposed to do calculations based on
analog signals from e.g. analog sensors, the need for an internal ADC is ap-
parent. In a microcontroller environment there are tight restrictions on the
power consumption. The growing market of battery powered hand-held
applications is especially demanding low power devices.
Oversampling data converters such as ∆Σ ADCs are often used when high
resolution and resonably low signal bandwidths like 50−100 kHz is needed.
This is typical single loop, first or second order discrete time ∆Σs with high
oversampling ratios(OSR) and 1-bit quantizers. In these converters the power
consumtion is by far limited by the high sampling rates. This is because the
amplifier bandwidth needed in discrete time modulators is in the range of
5-10 times the sampling frequency (fs). An approach to reduce the OSR is
to use higher order modulators and multibit quantizers, but this tends to
heavily increase the complexity of the design.
In stead of discrete-time filters, modulators with continuous-time filters has
gained popularity the past few years. These modulators only need ampli-
fiers with bandwidths in the range of fs and also has implicit anti-alias
filtering which significally relaxes the demands on preceding filter stages.
Thus the overall ADC power consumption is significantly reduced com-
pared to discrete-time realizations.
The work presented here is using continuous-time circuitry, and is focusing
on a compensation technique presented in [Ortmanns, 2004] which could
decrease the required amplifier bandwidth additional 10-20 times if it is
feasible to use in a circuit realization. A continuous-time ∆Σ ADC employ-
ing the compensation technique will be modelled in [VHDL-AMS], and
compared to a similar ADC without the compensation during simulations.
The main purpose of this work is to see how circuit imperfections and non-
idealities affect the performance of the compensated ADC compared to the
noncompensated one.
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Chapter 2
Theory
This chapter covers the fundamentals of A/D conversion, an introduction
to ∆Σ-modulation and theory regarding development of continuous-time
∆Σ-modulators.
2.1 Analog to Digital Conversion
2.1.1 Basics of A/D conversion
The conversion of a continuous-time analog signal into a digital one is done
in two operations. First there is a sampling of the of the analog signal (usu-
ally with a constant sample period Ts), then a quantization of the signal am-
plitude is done. If the signal band of a sampled signal is less than half the
sampling frequency, the sampling in time is a completely invertible pro-
cess. Looking at the frequency spectrum of a sampled signal in figure 2.2
this could be understood. When a signal is sampled at uniform time inter-
vals, this results in a periodicity of the signal spectrum at multiples of the
sampling frequency fs in the frequency domain as seen in the figure. With
simple low-pass filtering it is clear that the original baseband spectrum can
be reconstructed as long as the spectrums doesn’t overlap. This is achieved
when
fs ≥ 2f0 = fN (2.1)
where f0 is the bandwidth of the input signal. This equation is known as
the Nyquist theorem, and fN is called the Nyquist frequency. An analog filter
preceeding the sampling operation is required to assure that the input sig-
nal bandwidth is limited to f0. This filter is known as the antialiasing filter
(AAF). A basic ADC structure is shown in figure 2.1. An ADC working at
a sampling frequency that equals to fN is called a Nyquist Rate converter,
these converters are hard to design in practice because of the zero transition
band required for the AAF (p.8 [Ortmanns, 2006]). To overcome this prob-
lem, this type of converters often use a slight amount of oversampling. The
3
4 CHAPTER 2. THEORY
oversampling ratio (OSR) is defined as
OSR =
fs
2f0
(2.2)
Nyquist rate converters operates in most cases with an OSR = 1.5 → 10
[Johns, 1997]. Increasing the OSR greatly relaxes the demands to the AAF,
thus simplifies the design and reduces the power and chip area of the filter
(p.8 [Ortmanns, 2006]).
Figure 2.1: Block diagram general ADC(fig. 2.2 [Ortmanns, 2006])
Figure 2.2: Spectral sampling operation (fig. 2.1 [Ortmanns, 2006])
The quantizer encodes a continuous range of analog values into a set of
predefined discrete levels. Quantization is usually uniform and the space
between two adjacent output levels of the quantizer is defined as the quan-
tizer step width:
∆ =
FS
2Bint − 1 (2.3)
where FS is the full-scale input range and 2Bint is the number of different
output levels. Since an infinte number of input values of the sampled in-
put signal is mapped to an finite number of values in the quantizer, the
quantization is an noninvertible process.
2.1.2 White noise assumption
If the input signal x(n) has a rapidly and random variying behavior, the quan-
tization noise e(n) can be approximated as a random number uniformly
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distributed between ±∆2 and uncorrelated with its previous values, where
∆ is the step size of the quantizer. It is also assumed that e(n) have statisti-
cal properties independent of x(n). By these properties, e(n) is classified as
white noise with a mean square value of e2rms =
∆2
12 (p.8 [Schreier, 2005]).
2.1.3 The Oversampling benefit
When using a one-sided representation of the frequency domain, the power
spectral density (PSD) of the quanization noise is:
Se(f) = e
2
rms
(
2
fs
)
(2.4)
Equation 2.4 implies that the quantization noise is uniformly distributed in
the frequency range 0 < f < fs2 . The signal band however, might have a
range from 0 < f < f0. The total in-band noise power is then calculated by
using equation 2.2 and 2.4:
q2rms =
∫ f0
0
Se(f)df =
2f0e
2
rms
fs
=
e2rms
OSR
(2.5)
Equation 2.5 shows for each doubling of OSR, the in-band noise power
decreases by 3dB or 0.5 bits. Data converters employing oversampling to
benefit from this property is called oversampled converters. By increasing
the OSR they can achieve higher accuracy than a Nyquist converter using
the same quantizer.
2.2 ∆Σ-modulators
Oversampled converters are also usually using ∆Σ-modulation to decrease
the in-band noise power even further. The basics of the ∆Σ-modulation
technique is presented in the following sections.
2.2.1 Noise Shaping
A general noise-shaped ∆Σ modulator and its linear model is shown in
figure 2.3. It consists of a loop filter H(z) and a quantizer. 1-bit quantizers
are often used due to its inherent linearity (p.7 [Schreier, 2005]). Using the
linear model, we can derive a signal transfer function (STF), STF (z), and a
noise transfer function (NTF), NTF (z). It is assumed that u(n) and e(n) are
two independent inputs.
STF (z) =
Y (z)
U(z)
=
H(z)
1 +H(z)
(2.6)
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Figure 2.3: A general ∆Σ-modulator and its linear model (fig. 14.6 [Johns, 1997])
NTF (z) =
Y (z)
E(z)
=
1
1 +H(z)
(2.7)
Combining these two equations gives a output function:
Y (z) = STF (z)U(z) +NTF (z)E(z) (2.8)
The zeros of NTF (z) will be equal to the poles of H(z). This means that if
|H(z)|  1 then |NTF (z)|  1. To benefit from these noise shaping quali-
ties,H(z) is chosen such that its magnitude is large in the signal band (from
0 to f0). This will give |STF (z)| ≈ 1, and a |NTF (z)| ≈ 0 in the signal band.
Thus, the quantization noise is reduced in the signal band while the signal
itself is mostly unaffected.
First-order noise shaping
When realizing a first order noise shaping, NTF (z) should have its zero at
DC, resulting in a high-pass filtering of the quantization noise. Since the
zeros of NTF (z) are equal to the poles of H(z), we choose H(z) to be a
discrete-time integrator which have this transfer function:
H(z) =
1
z − 1 (2.9)
Combing equation 2.6, 2.7 and 2.9 gives a STF given by
STF (z) =
Y (z)
U(z)
=
H(z)
1 +H(z)
=
1
z−1
1 + 1z−1
= z−1 (2.10)
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and a NTF given by
NTF (z) =
Y (z)
E(z)
=
1
1 +H(z)
=
1
1 + 1z−1
= 1− z−1 (2.11)
The equations show that the STF is a simple delay, while the NTF is a first
order high-pass filter. In (p.542 [Johns, 1997]) it is shown that with such a
first order modulator, each doubling of the OSR gives 9dB or 1.5 bits in-
crease in the SNR. Compared to the 3dB increase with only oversampling,
this shows the effect of noise shaping.
Higher-order noise shaping
Figure 2.4: 2-order ∆Σ-modulator (fig. 1.6 [Schreier, 2005])
One way to further increase the resolution of the modulator, would be
to use a higher-order loop filter. If another integrator and feedback path is
added such as in figure 2.4, linearized analysis gives (eq. 1.8 [Schreier, 2005]):
V (z) = z−1U(z) + (1− z−1)2E(z) (2.12)
The NTF is now a second-order high-pass filter. It is shown in (p.9 [Schreier, 2005])
that this gives 15db or 2.5 bits increase in resolution when doubling the
OSR.
By adding more integrators and feedback branches to the loop, higher
order NTFs can be obtained. ForLth-order loops resulting inNTF (z) = (1−
z−1)L, a function for approximation of the teoretical in-band noise power
is (eq. 1.10 [Schreier, 2005]):
q2rms =
pi2Le2rms
(2L+ 1)(OSR)2L+1
(2.13)
This function is plotted in figure 2.5
Stability considerations will reduce the practical achievable resolution
of higher-order modulators. For higher-order single-bit modulators the dif-
ference is substantial. More than 60dB for a 5th-order modulator (p.10 [Schreier, 2005]).
These stability issues arise when the modulator order is higher than second-
order.
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Figure 2.5: Theoretical in-band noise power for Lth-order ∆Σ-modulators. (fig. 1.7
[Schreier, 2005])
2.3 Continuous-Time ∆Σ-Modulators
The ∆Σ-theory presented so far is based on purely discrete-time (DT) cir-
cuitry. The analog input u(n) to the modulator is a sampled signal, and
the loop filter H(z) is made of DT, Z-domain filters. The majority of pub-
lished ∆Σ-modulators over the last decades have also been DT-realizations
using switched capacitor (SC) circuitry. This is mostly because it is easy to
map the mathematics of the modulators onto the implementation (p. xxv
[Cherry, 2000]), and the well known implementations and high linearity
of SC-filters (p. 39 [Ortmanns, 2006]). Due to the popularity of this ap-
proach, there is a great amount of literature and tools dealing with syn-
thesis and implementation of DT ∆Σ-modulators, e.g. [Schreier, 2005] and
[Norsworthy, 1997].
Figure 2.6: Block diagram of general CT ADC(fig. 3.1 [Ortmanns, 2006])
The first implementations of ∆Σ-ADCs used continuous-time (CT) loop
filters, but when the SC technique became popular in the 1980s, it was cho-
sen in favour of its CT counterpart because of the properties already men-
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tioned. A typical block diagram of a CT ∆Σ ADC is shown in figure 2.6. The
input signal is fed through an optional AAF and into the CT-modulator.
The loop filter is now made of CT-filters such as active RC-filters and gmC-
filters. The sampling operation is finally done in the internal quantizer
which is clocked at the sampling frequency fs. In the following sections
the key advantages an disadvantages between CT contra DT realizations is
presented.
2.3.1 Sampling Operation
A key advantage of the CT modulator is that the sampling operation is
done inside the ∆Σ loop (figure 2.6) which makes the nonidealities in the
sampling process subject to noise-shaping. In the a DT modulator the sam-
ple operation is done with a sample and hold (S/H) circuit at the input of the
converter, thus every error in this operation is directly added to the input
signal (p.40 [Ortmanns, 2006]). In addition to the noise shaped sampling er-
rors, moving in the sampling operation inside the loop also results in some
degree of implicit antialiasing filtering. This heavily reduces the specifica-
tion of the front-end AAF and sometimes makes it unnecessary. In high-
speed circuits or applications with very low OSR, the implicit antialiasing
filtering can be a key argument in choosing a CT implementation (p.40
[Ortmanns, 2006]). For an in-depth understanding of this property of CT
modulators, chapter 3.5 in [Ortmanns, 2006] is recommended reading.
2.3.2 Loop Filter Realization
The loop filters in both DT and CT architectures are integrators or res-
onators depending on the prefered transfer function. In DT modulators
the signals are quickly changing pulses, and the maximum clock rate of
DT modulators with SC circuits is limited by the operational transconduc-
tance amplifier (OTA) bandwidth and the settling time for the charge trans-
fers. In CT modulators all signals ar represented by analog, continuous-
time waveforms, resulting in a theoretical clock rate that is in the order
of a magnitude higher than its DT counterpart in the same technology. In
real-life applications, this usually factor lies between three and five (p.41
[Ortmanns, 2006]). Another difference is the absoulute accuracy of the fil-
ter transfer functions. In SC integrators, the integrator gain is determined
by a capacitor ratio, which can have an accuracy higher than 0.1%. In CT in-
tegrators, the integrator gain is set by aRC or gmC product which can vary
with an amount of ±50%. This results in performance degradation and in
worst case unstable operation in CT modulators.
10 CHAPTER 2. THEORY
2.3.3 Quantizer realization
In both CT and DT implementations of ∆Σ-modulators, all the nonideali-
ties of the quantization are subject to noise shaping. This is due to the place-
ment of the quantizer inside the modulator loop. The decision time of the
quantizer is on the other hand more critical in CT modulators. In a DT mod-
ulator, the quantizer has half a clock cycle to determine its value. In a CT
modulator the quantizer should ideally be infinitely fast since the result is
needed instantly to generate the feedback signal. This could be a source to
severe performance limitations if not taken care of.
2.3.4 Feedback realization
The feedback signal of a DT modulator using SC circuitry is made by charg-
ing a capacitor to a reference voltage and then discharging it onto the the
integrating capacitance of the integrator. The feedback signal of a CT mod-
ulator is an continuous waveform integrated over time, which makes it
sensitive to every deviation from an ideal one. This results in reduced per-
formance and even instability in some situations. Most CT modulators use
rectangular feedback pulses in a non return to zero (NRZ) or return to zero
(RZ) configuration as seen in figure 2.7.
Figure 2.7: (a) NRZ DAC feedback pulse (b)RZ DAC feedback pulse (fig. 3.2 (a)-(b)
[Ortmanns, 2006])
2.4 DT to CT Conversion
Most published work on ∆Σ modulators has been focused on DT imple-
mentations. A common way to design a CT loop filter is to start witch a DT
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loop filter H(z) with the desired specifications. Simulating the ideal mod-
ulator behaviour in the discrete-time domain is simple and very fast using
tools like the Delta Sigma Toolbox for Matlab [∆Σ Toolbox].
2.4.1 The impulse-invariant transform
Figure 2.8: CT-DT equivalence(fig. 2.1 [Cherry, 2000])
For a succesful DT to CT modulator transformation, the equivalence
between these two structures must be investigated. The clocked internal
quantizer of the CT modulator makes the modulator to a kind of DT system
at this point (p.48 [Ortmanns, 2006]. From figure 2.8 a DT to CT equvalence
is achieved if the input to the quantizers xˆ(t) and x(n) are equal at the
sampling instants. This means
x(n) = xˆ(t)|t=nTs (2.14)
If this is fulfilled, the bitstreams out of both modulators is the same, and
thus also the noise performance (p.48 [Ortmanns, 2006]). The condition in
2.14 is satisfied if the impulse responses of the open-loop diagrams in 2.8
is are equal at sampling times. This leads to the condition in the z-domain
(p.31 [Cherry, 2000])
Z−1{H(z)} = L−1{RˆD(s)Hˆ(s)}|t=nTs (2.15)
or in the time domain
h(n) = [rˆD(t) ∗ hˆ(t)]|t=nTs =
∫ ∞
−∞
rˆD(τ)hˆ(t− τ)dτ |t=nTs (2.16)
where rˆD(t) is the the impulse response of the feedback DAC. This trans-
formation is called the impulse-invariant transform because we require the
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open-loop impulse responses to be the same at the sampling instants. This
transformation makes it possible to design a CT loop filter H(s) that to-
gether with feedback DAC transfer function rˆD(t) exactly matches the noise
shaping behaviour of a DT loop filter H(z) (p.31 [Cherry, 2000]).
To simplify the use of the transform, conversion tables are made for
basic loop filter poles such as 1/(z − zk)i, i = 1, 2, 3... Table 2.1 covers first
and second order filter poles.
Table 2.1: CT equivalents for rectangular feedback DAC pulses for first- and
second-order DT low-pass loop filter poles. α and β are the timings for the ris-
ing and falling edge of the DAC pulse relative to the sampling period. (Tab. 3.2
[Ortmanns, 2006])
Z-domain S-domain equivalents with fs (Hz)= 1/Ts
1
z−1
ω0
s , ω0 =
fs
β−α
1
(z−1)2
ω1s+ω0
s , ω0 =
f2s
β−α , ω1 =
1
2
fs(α+β−2)
β−α
Figure 2.9: Block Diagram 2-order DT modulator(fig. 3.6 a) [Ortmanns, 2006])
Consider the second order DT modulator in figure 2.9 with the inte-
grators I(z) = z−1/(1 − z−1). The loop filter would then have the transfer
function
LF (z) = −a2I(z)− a1a2I2(z) = − a2
z − 1 −
a1a2
(z − 1)2 (2.17)
By using rows 1 and 2 from table 2.1 we get
LF (s)|DT−CT = −a2
fs
β−α
s
− a1a2
1
2
fs(α+β−2)
β−α s+
f2s
β−α
s2
(2.18)
The second order CT modulator in figure 2.10 with the integrators Inti =
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Figure 2.10: CT ∆Σ modulator (fig. 2(a) [Ortmanns, 2004])
I(s) = fss has the transfer function
LF (s) = −k2I(s)− k1kvI2(s) = −k2 fs
s
− k1kv f
2
s
s2
(2.19)
Combining equation 2.19 and 2.18 yields these expressions for the scaling
coefficients ki:
ksig = a1a2
kv = 1
k1 =
a1a2
β − α
k2 =
a2(2 + a1α+ a1β − 2a1)
2(β − α)
(2.20)
As an example one can use a NRZ DAC feedback pulse (α = 0, β = 1)
which gives the coefficients:
ksig = k1|NRZ = a1a2, k2|NRZ = a2 − a1a22 (2.21)
By using the optimal values a1 = a2 = 0.5 for a second order DT modu-
lator found in [Marques, 1998], the following CT feedback coefficents are
obtained using 2.21
k1|NRZ = 0.5 · 0.5 = 0.25, k2|NRZ = 0.5− 0.5·0.52 = 0.375 (2.22)
2.5 Gain Bandwidth Product
The gain bandwidth product (GBW) of an amplifier is defined as:
GBW = A · ω3dB [rad/s], (2.23)
where A is the dc-gain of the amplifier and ω3dB is the −3dB frequency.
GBW is used to determine the maximum gain that can be extracted from an
amplifer for a given frequency and vice versa. In common CMOS amplifiers
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the correspondance between GBW and the transconductance parameter gm
is:
GBW =
gm
C
, (2.24)
where C is the load capacitance. Depending on the operating point and
scaling of the transistors, the variation of gm is usually proportional with
the drain current Id in practice. Hence by equation 2.24 it can be said that
the amplifer GBW also is proportional to the current drain of the ampli-
fier. In many cases lowering the GBW actually could give a larger current
reduction than this due to the possibility to use more optimal transistor
geometries since the transistor sizes are scaled down with the current.
Chapter 3
Circuit Design Considerations
The CT ∆Σ modulator is built of three major building blocks as in figure
2.6: a CT loop filter H(s), a clocked internal quantizer and a CT feedback
DAC. Due to variations in the manufacturing process and circuit imperfec-
tions, which comes from design (e.g. OTA gain) or are intrinsic (e.g. com-
ponent mismatch), each of these blocks would deviate from ideal behavior.
3.1 Feedback DAC nonidealities
A major error contributor to CT ∆Σ modulators is the feedback DAC. Er-
rors in the outermoust feedback loop adds directly to the input signal,
which means that these errors are not subject to noise shaping (p.84 [Ortmanns, 2006]).
If a typical rectangular feedback form is assumed (e.g NRZ and RZ), most
common feedback DAC errors can be derived. The feedback pulse can be
affected by timing errors which varies the position and length of the pulse.
This can be a constant delay τd of the pulse often refered to as excess loop
delay, or a statistical variation of the position or length of the DAC pulse
caused by clock jitter. The pulse edges would also inevitably have nonide-
ally rising and falling times due to finite slew rate in the DAC.
3.1.1 Excess Loop Delay
Excess loop delay is an unwanted delay td between the ideal and the im-
plemented feedback DAC pulse:
td = τdTs, (3.1)
where τd is the excess loop delay relative to the sampling period Ts. This
delay can arise from finite respond time in the DAC and delays in the path
between the quantizer and the DAC. The excess loop delay causes two dif-
ferent nonideal effects in CT ∆Σ modulators. When the loop delay shifts
the DAC pulse, but the pulse retains within its sampling period as seen
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in figure 3.1 or when the loop delay shifts parts of the DAC pulse in to
the next sampling period as in figure 3.2. The latter happens when using
a NRZ-DAC or even sometimes with RZ-DACs in high speed modulators
(p.86 [Ortmanns, 2006]).
Figure 3.1: Excess loop delay in RZ DAC
Figure 3.2: Excess loop delay in NRZ DAC (fig. 4.2 [Ortmanns, 2006])
Consider a second-order modulator as in figure 2.10 with an ideal NRZ
DAC with pulse position α = 0, β = 1, and an excess loop delay τd. The
pulse position will then be α = τd, β = 1 + τd. For mathematical purposes
the it is useful to divide the pulse into two separate pulses. One placed in
the original sampling period with position {α1 = τd, β1 = 1 } and another
placed in the following sample period with position {α2 = 0, β2 = τd} as
shown in figure 3.2. Now it is possible to calculate the effects of this delay
using table 3.1 to find the equivalent DT loop filter. (fs = 1)
−k1
s2
→ LFCT→DT |1 =−k1(β1(2− β1)− α1(2− α1))z − k1(β
2
1 − α21)
2(z − 1)2
+
−k1(β2(2− β2)− α2(2− α2))z − k1(β22 − α22)
2(z − 1)2 · z
−1
(3.2)
−k2
s
→ LFCT→DT |2 = −k2(β1 − α1)
z − 1 +
−k2(β2 − α2)
z − 1 · z
−1 (3.3)
By combining these two equations and the values for αi and βi, the DT
representation of the loop filter including the excess loop delay τd is given
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as
LF (z, τd) =
(−k1τ2d + (2k2 + 2k1)τd − 2k2 − k1)z2
2z(z − 1)2
+
(2k1τ
2
d + (−k1 − 4k2)τd + 2k2 − k1)z
2z(z − 1)2
+
2k2τd − k1τ2d
2z(z − 1)2
(3.4)
This transfer function contains terms to the power z−3 indictating that
the second-order CT modulator has turned into a third-order one due to the
excess loop delay. For τd = 0 the expression in 3.4 is equal to a ideal second-
order system. In figure 3.3 the effect of excess loop delay in a second-order
modulator is illustrated. The poles is moving towards the unit circle with
a growing τd, and finally exceeds the stability boundary. Thus excess loop
delay may cause an unstable modulator.
Figure 3.3: Pole plot of 2-order CT modulator (fig. 4.3 a) [Ortmanns, 2006])
3.1.2 Compensation for Excess Loop Delay
To compensate for the increased modulator order due to excess loop delay,
a technique described in [Ortmanns, 2006] and [Cherry, 2000] can be used.
As seen in figure 3.4, an auxiliary feedback DAC (DACHRZ ) is added to the
system. A half delay RZ DAC with {αh = 0.5, βh = 1} is a feasible imple-
mentation (p.89 [Ortmanns, 2006]). The concept for this compensation is to
find the equivalent DT loop filter for the nonideal modulator in figure 3.4
and tune the coefficents to match the original ideal second-order loop filter.
By using table 3.1 the loop filter of the first branch in figure 3.4 is found
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Figure 3.4: Compensation for excess loop delay in second-order modulator (fig. 4.4
[Ortmanns, 2006])
Table 3.1: DT equivalents for rectangular feedback DAC pulses for first- and
second-order CT low-pass loop filter poles. (Tab. 3.6 [Ortmanns, 2006])
S-domain Z-domain equivalents with fs (Hz)= 1/Ts
fs
s
ω0
z−1 , ω0 = β − α
f2s
s2
ω1z+ω0
(z−1)2 , ω0 =
β2−α2
2 , ω1 =
[β(1−β)−α(1−α)]
2
3.1. FEEDBACK DAC NONIDEALITIES 19
(with NRZ DAC and fs = 1):
LFCT |1 =−k1
s2
→ LFCT→DT |1
=
−k1(β11(2− β11)− α11(2− α11)z − k1(β211 − α211)
2(z − 1)2
+
−k1(β21(2− β21)− α21(2− α21))z − k1(β221 − α221)
2(z − 1)2 · z
−1,
(3.5)
where {α11 = τd, β11 = 1} and {α21 = 0, β21 = τd}. For the second branch a
similar loop filter is found:
LFCT |2 = −k2
s
→ LFCT→DT |2 = −k2(β12 − α12)
z − 1 +
−k2(β22 − α22)
z − 1 · z
−1,
(3.6)
where {α12 = τd, β12 = 1} and {α22 = 0, β22 = τd}. For the new branch
with the HRZ feedback DAC one obtains:
LFCT |h = kh
s
→ LFCT→DT |h = kh(β1h − α1h)
z − 1 +
−kh(β2h − α2h)
z − 1 · z
−1,
(3.7)
where {α1h = 0.5 + τd, β1h = 1} and {α2h = 0, β2h = τd}. These three loop
filters form together the DT representation of the CT modulator in 3.4 with
excess loop delay τd in the feedback path.
By setting τd = 0 in the expression in 3.4, the DT equivalent transfer
function for a ideal second order CT modulator is found:
LF2nd|ideal(z) = −1
2
(k1 + 2k2)z
(z − 1)2 −
1
2
k1 − 2k2
2(z − 1)2 (3.8)
The new feedback coefficients is found by solving the combined equa-
tion from 3.8 and 3.5-3.7:
{LFCT |1 + LFCT |2 + LFCT |h} = LF2nd|ideal(z) (3.9)
which gives the following coefficients
k∗1 = k1, k∗2 =
3k1τd
2 + 2k2, k
∗
h = k1τd + k2 (3.10)
where k∗i are the coefficients of the compensated modulator in 3.4 and ki
are the coefficents of the ideal modulator. Thus with only on extra feedback
DAC, the errors due to excess loop delay is ideally cancelled.
3.1.3 Clock Jitter
Clock jitter is statistical variations of the sampling frequency. When moving
from the analog to the discrete-time domain in the quantizer, the continuous-
time signal is ideally sampled with a constant time interval Ts = 1fs . Circuit
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non-idealites and the quality of the clock source will result in a deviation
of the sampling interval. This will introduce errors in the system because
the samples are taken at the wrong time. A CT modulator has two error
sources due to clock jitter. First the sampled internal quantizer is suscepti-
ble to jitter affected sampling errors. The placement of the quantizer inside
the modulator loop make these errors heavily supressed by noise shaping,
and hence they may be neglected in practice (p.95 [Ortmanns, 2006]). The
errors generated in the feedback DACs due to clock jitter is much more of
concern in CT modulators. The feedback waveform is integrated over time,
and a statistical variation of of this waveform results in a statistical integra-
tion error, which again gives a raised noise floor (p.95 [Ortmanns, 2006]).
For a NRZ feedback DAC pulse, equation 5.14 in [Cherry, 2000] calcu-
lates the SNR in the baseband for a modulator where the jitter noise is the
dominating noise source:
SNRNRZ = 10log10
OSR · V 2in2
σ2δy(
σβ
Ts
)
dB, (3.11)
where Vin is the input signal amplitude, σβ/Ts is the jitter variance relative
to the clock period and σ2δy is the variance of δy = y(n) − y(n − 1) where
y(n) is the modulator output stream.
In a NRZ modulator, the jitter only matter when the output changes. I.e.
the DAC pulse doesn’t change if the output is stable. In a RZ modulator,
both the rising and falling edge of the DAC pulse occur every clock cycle.
This results in an increased number of transitions affected by the jitter, thus
increased noise. Therefore a general rule of thumb is that a modulator with
RZ DAC pulses has 6dB higher inband jitter noise than a modulator with
NRZ DAC pulses (p. 116 [Cherry, 2000]).
3.1.4 Unequal DAC Pulse Rise/Fall Time
Figure 3.5: Effect of unequal DAC pulse rise and fall times (fig. 2.10 [Cherry, 2000])
CT ∆Σ-modulators are in general sensitive to the exact shape of the
DAC pulse. Any nonuniformities of the pulse tends to degrade the modu-
lator performance. Consider a DAC output as in figure 3.5 where the rise
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time is nonzero an the fall time is zero. As mentioned in the previous sec-
tion the DAC pulses are integrated over time, and it is clearly seen in the
figure that the area of the two pulse trains differ. In (eq. 2.3 [Cherry, 2000])
there is presented an expression regarding maximum allowable asymmetry
contra SNR and OSR for a given sampling period Ts:
τ ≤ 4 · Ts ·
√
OSR
SNRdesired
, (3.12)
where the assymetry τ is measured as in figure 3.6.
Figure 3.6: Asymmetric DAC pulse (fig. 2.11 [Cherry, 2000])
3.2 Filter Nonidealities
The transfer function of the loop filter defines the noise-transfer funtion,
and thus the noise-shaping behaviour of the ∆Σ-modulator. The loop filter
usually consists of several first order filters, commonly arranged in a feed-
back or feedforward architecture (p. 117 [Ortmanns, 2006]). In CT modula-
tors these single filters are realized using RC-integrators, gmC-integrators
or LC-resonators. In the following active RC-integrators will be discussed.
Figure 3.7: Active RC integrator (fig. 1 [Ortmanns, 2004])
Figure 3.7 shows a typical RC-integrator with n inputs and an ampli-
fier with transfer function A(s). The scaled integrator corner frequency ωI
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is controlled by the RC-product, RiC . The following ideal relation can
be found for the integrator corner frequency in CT modulators (eq. 5.1
[Ortmanns, 2006]):
ωIs |i =
1
RiC
= |kifs| (3.13)
Where ki is the CT scaling coefficients and fs is the sampling frequency.
The scaling coefficients can be found e.g. using a DT to CT conversion as
described in section 2.4, and then mapped to different resistor values Ri.
The integrator transfer function (ITF) of the ith input path to the integrator
output with N different inputs is (eq. 5.2 [Ortmanns, 2006]):
ITFi(s) =
kifs
s(1 + 1A(s)) +
1
A(s)
∑N
l=1 klfs
|A(s)→∞ ≈
kifs
s
, (3.14)
which equals an ideal integrator transfer function as long as the amplifier
gain A(s) is infinite.
3.2.1 Finite OTA gain
A well studied nonideal effect in ∆Σ modulators is the behaviour when the
integrator amplifiers has finite dc-gain. Applying finite dc-gain A(s) = Adc
to equation 3.14 yields
ITFiAdc (s) =
kifs
s(1 + 1Adc ) +
1
Adc
∑N
l=1 klfs
≈ kifs
s+ 1Adc
∑N
l=1 klfs
(3.15)
The ITF is now a first-order pole transfer function with a dc gain of
Adcki/
∑
l kl and a pole at fs
∑
l kl/Adc. The pole is no longer placed at dc,
which again effects the placement of the zeros in the NTF of the modula-
tor (see equation 2.11). When all the zeros in the NTF moves away from
dc, this reduces the amount of attenuation of the quantization noise in the
baseband of the modulator. This nonideality is usually called leaky inte-
gration and affects both CT and DT modulators in the same way (p. 120
[Ortmanns, 2006]).
Equation 5.8 in [Ortmanns, 2006] gives an expression for the integrated
in-band noise (IBN) of a general second order modulator with finite ampli-
fier dc gain Adc:
IBN2(Adc) ≈ ∆
2
12
1
k21|NRZk
2
q
(
pi4
5
1
OSR5
+
2pi2
3
1
OSR3A2dc
+
1
OSR ·A4dc
) (3.16)
If the dc gain is in in the range of the OSR, e.g. Adc ≈ OSR, every part of
equation 3.16 is proportional to 1/OSR5, the ideal noise shaping supression
for a second order modulator (p. 120 [Ortmanns, 2006]).
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3.2.2 Integrator Gain errors
Variations in the integrator gain due to nonideal scaling coefficients is also
a nonideal effect that has to be considered when designing CT modulators.
Integrator gain is mapped to resistor-capacitor products, e.g. 1/RC , which
can vary largely over process and temperature. The absolute component
values can typical variate with 20% for capacitors and 30% for resistors,
which gives a worst caseRC variation of 56% [Project Meeting]. This surely
makes this an error worth to investigate. Combining equation 3.13 and 3.14
and applying a tolerance δRC to the integrator scaling coefficient ki gives
an ITF:
ITFRC(s)|i = 1
sRiC(1 + δRC)
=
fs
s
ki
(1 + δRC)
= GERC
kifs
s
, (3.17)
where GERC is the resulting equivalent gain error of the integrator. Equa-
tion 5.13 in [Ortmanns, 2006] gives an expression for IBN of single-loop
N th-order modulator with gain eror GE:
IBNN (GE) ≈ pi
2N
2N + 1
∆2
12
1
k21|NRZk
2
qOSR
2N+1
N∏
i=1
1
GE2i
(3.18)
Equation 3.18 show that the IBN is still proportional to 1/OSR2N+1, thus
the modulator still shows N th-order noise shaping.
3.2.3 Finite Amplifier Gain-Bandwidth Product
Finite amplifier gain-bandwidth product (GBW) introduces non-dominant poles
in integrator transfer functions. Consider the amplifier in figure 3.7 mod-
elled as a single pole amplifier, with a transfer function given by (eq. 1
[Ortmanns, 2004]:
A(s) =
Adc
s
ωA
+ 1
, GBW = AdcωA [rad/s], (3.19)
where ωA is the dominant pole of the amplifier. Combining equation 3.14
and 3.19 gives an ITF for the ith input path due to finite GBW in the am-
plifier considering a large dc gain in the amplifier (eq. 3 [Ortmanns, 2004]:
ITFGBW (s)|i ≈ kifs
s
GBW
GBW+
P
l |klfs|
s
GBW+
P
l |klfs| + 1
(3.20)
This ITF is equivalent to an ideal scaled integrator as in equation 3.14 in
series with a gain error and a additional second integrator pole. The gain
error and second pole can be described as:
GEGBW =
GBW
GBW +
∑
l ωI |l
, ωp = GBW +
∑
l ωI |l, (3.21)
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Figure 3.8: (a) Integrators with gain error and amplifier pole. (b) Modified block
diagram. (c) Complete model with delays and gain errors. (fig. 2 [Ortmanns, 2004])
where ωI |l is the corner frequency of the lth integrator. This results in a new
expression for the ITF:
ITFGBW (s)|i ≈ kifs
s
GEGBW
s
ωp
+ 1
(3.22)
When neglecting the influence from the second integrator pole, the errors
are similar to the gain-errors from RC-variations (sect. 3.2.2). For very low
GBWs this simplification fails, thus the influence from the second integra-
tor pole has to be investigated. To simplify the following, a variable c is
defined as the ratio between fs and GBW:
c =
GBW
2pifs
(3.23)
Figure 3.8 a) show a second order CT modulator with ITFs as in equa-
tion 3.22. The nonideal poles in the ITFs can be moved behind the sum-
ming nodes to achieve the modified system in figure 3.8 b). Now the feed-
back transfer functions are scaled single or double pole systems. Because
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Figure 3.9: Non-ideal and ideal integrator step response (fig. 3 [Ortmanns, 2004])
of the rectangular feedback pulse, the combination of the feedback transfer
functions with the integrators in the forward path can be modeled as non-
ideal integrators with delayed output slopes (p. 1091 [Ortmanns, 2004]).
An example of this is seen in figure 3.9, where the ideal and nonideal
step response of an integrator is plotted. The final model for a modula-
tor with finite GBW is shown in figure 3.8 c). The extra integrator poles
are now reduced to the feedback delays τD2nd and τD1st. It should also be
mentioned that the input transfer function is not affected by the poles ωpi
as long as ωpi  fsig, where fsig is the input signal frequency (p. 1089
[Ortmanns, 2004].
In (p. 1090 [Ortmanns, 2004]) expressions for the feedback delays τDi
have been calculated:
τD1st =
1− e−ωp2/fs
ωp2
, (3.24)
τD2nd =
w2p1(1− e−ωp2/fs)−w2p2(1− e−ω1/fs)
ωp1ωp2(ωp1 − ωp2) , (3.25)
where ωpi are the poles calculated from eq. 3.21 for the different integrators.
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Figure 3.10: Compensation for GBW induced feedback delay in second-order mod-
ulator (fig. 5 [Ortmanns, 2004])
3.3 Motivation for using amplifers with low GBW
By using amplifiers with c ≥ 1, the errors from finite GBW in CT modula-
tors usually is negligible. As indicated in section 2.5, the current draw from
an amplifier is approximately proportional with its GBW. In ∆Σ modula-
tors, the design of the first integrator is crucial to the overall performance
due to its placement in the noise shaping loop. In a reported 3-order CT
modulator (sec. 7.3 [Ortmanns, 2006]), 55% of the overall power budget is
consumed in the first integrator, 27% in the second and third modulator,
10% for the bias and 8% for the digital part. This means that 82% of the
total power is consumed in the integrators, where the amplifiers usually
is the most power hungry part. Thus reducing GBW with a factor of 10-20
would have a significant inpact on the overall power consumption.
3.4 Compensation for finite amplifier GBW errors
It has been shown that finite amplifier GBW in the integrators can be mod-
eled as a gain-error and an extra loop delay in the feedback branches. In
section 3.1.2 a compensation technique for excess loop delay was presented,
and this can also be used to compensate for the extra loop delay induced
by finite amplifier GBW. Figure 3.10 shows a second-order modulator with
GBW induced feedback delays and an extra HRZ-feedback DAC for com-
pensation.
As for the excess feedback delay compensation in section 3.1.2, the non-
ideal CT modulator can be transformed into a DT equivalent and matched
with the ideal DT modulator to find the new feedback coefficients. The ex-
pressions for the DT equivalents for the CT loopfilter branches are equal to
the ones found in equations 3.5-3.7, but the α and β coefficients are changed
due to having different delays in the branches. Table 3.2 shows the new α
and β values.
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Table 3.2: α and β coefficient mapping with finite amplifer GBW compensation
Coefficient Excess loop delay GBW induced delay
α11 τd τD2nd
α21 0 0
β11 1 1
β21 τd τD2nd
α12 τd τD1st
α22 0 0
β12 1 1
β22 τd τD1st
α1h 0.5 + τd 0.5 + τD1st
α2h 0 0
β1h 1 1
β2h τd τD1st
In (eq. 19 [Ortmanns, 2004] the following expressions for the scaling co-
efficients ki where found considering DT scaling a1 = a2 = 0.5 (the optimal
scaling values from [Marques, 1998]):
ksig = k1 =
1
4
kv = 1
k2 =
6τD1st + 4τD1stτD2nd − τ2D2nd
8τD1st
kh =
3τD1st + 2τD1stτD2nd − τ2D2nd
4τD1st
(3.26)
Since the scaling coefficients in equation 3.26 are dependent of the calcu-
lated feedback-delays, and the delays again are dependent on the scaling
coefficients, an iterative calculation procedure must be done. In (p. 137
[Ortmanns, 2006]) such a calculation procedure also involving compensa-
tion for the GBW induced gain-error is presented:
1. Start the calculation process with the scaling coefficients in eq. 2.20
and kh = 0. Calculate the gain-error GE1 with eq. 3.21 and correct for
it through kv = 1/GE1
2. Calculate the resulting GBW-induced delays with eq. 3.21 and 3.24.
3. Use eq. 3.26 to assign a set of compensation coefficients.
4. Repeat steps 2 and 3 up to a certain accuracy is achieved.
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5. The gain error GE2 is (ideally) compensated for by the use of single-
bit quantizer.
In [Ortmanns, 2004] it is shown with simulations that this compensa-
tion ideally works for very low GBW -values. Even with c < 0.02 the mod-
ulator works as intended. It is important to remember that this compensa-
tion technique require amplifiers with 1-pole transfer characteristics similar
to what presented in equation 3.19.
3.5 Quantizer Nonidealities
Since the quantizer is located in the modulator loop at the place with the
highest noise supression, most nonidealities in quantizer has little influ-
ence on the modulator performance. E.g. offset, hysteresis and nonlineari-
ties (p.155 [Ortmanns, 2006]). Timing induced errors like propagation and
signal dependent delay however, has a more severe inpact on the over-
all performance. Propagation delay will have the same influence as ex-
cess loop delays in the DACs, which was discussed in section 3.1.1. Even
worse is signal dependent delay due to quantizer metastability. When the
delay varies with the input signal amlitude, also the length of the feed-
back DAC pulses will be signal dependent. This is known as signal depen-
dent timing jitter (p. 156 [Ortmanns, 2006]). However, this signal depen-
dency can be circumvented by inserting a latch between the quantizer and
the feedback DACs, giving the quantizer time to settle before its output
is latched (p. 1348 [Gerfers, 2003]. If these timing issues are accounted for,
the quantizer performance is of minor importance in CT ∆Σ modulators,
compared to the nonidealities of the feedback DAC or the loop filter (p. 156
[Ortmanns, 2006]).
Chapter 4
System Requirements
4.1 System Specification
The ADC spesification is as follows.
• 50 kHz signal bandwidth
• 10 effective number of bits accuracy (SNDR1 ≥ 62dB)
• Using continuous-time ∆Σ architecture
The ADC is also meant to operate in a microcontroller with a very tight
power budget Thus there are also a few other requirements that must be
accounted for:
• Low voltage operation, preferably ≤ 1.5V
• Low power
4.2 Modulator Architecture
When looking for different CT modulator architectures suitable for very
low power consumption and the required signal bandwidth, an article [Ortmanns, 2004]
describing the finite GBW compensation technique in section 3.2.3 and 3.4
was found. Simulations performed in this article showed that for GBWs as
low as c = 0.15 (see eq. 3.23 for definition of c), the modulator would ideally
work as intended. The article included simulations applying nonidealites
such as GBW variantion and RC-product variation which also showed the
robustness of this compensation approach. The simulations included both
second and third order modulators, but the latter had stability problems
when subject to the nonidealities. A second order modulator architecture
as in figure 2.10 was therefore chosen as the basis for this work, because of
1signal to noise plus distortion ratio
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its simplicity and the promising results applying GBW compensation with
such modulators in [Ortmanns, 2004].
4.3 Simulation Objectives
4.3.1 Feedback coefficients and OSR
The first objective is to find a set of feedback coefficients and OSR to meet
the accuracy specification. This should be done in the DT domain using the
Delta sigma toolbox for Matlab [∆Σ Toolbox].
4.3.2 Robustness of the compensated CT ∆Σ Modulator
The second order modulator should be simulated with and without the
GBW compensaton. The influence from nonidealities like finite OTA gain,
finite OTA GBW, RC-product variation, excess loop delay and finite DAC
slew rate should be investigated for both models to see how the compen-
sation affects the stability of the modulator. An important aspect is to see
how the compensated modulator handles these nonidealites when the am-
plifier GBW deviates from the value compensated for. This is not covered
in [Ortmanns, 2004].
Chapter 5
Model Descriptions
The model used to simulate the system is presented in this chapter. It is
written in VHDL-AMS [VHDL-AMS], an extension of the discrete event
based VHDL language which also supports the description and the simula-
tion of analog, and mixed-signal circuits and systems. The simulations are
done with the Advance MS suite from Mentor Graphics [Advance MS].
5.1 Building Blocks
5.1.1 Resistor Model
The resistors are modelled as a two-terminal device with the following
equation:
U = I · R, (5.1)
where U is the voltage between the terminals, I is the current flowing
through the resistor and R is the resistance. The source code for this model
is found in appendix B.1.
5.1.2 Capacitor Model
The capacitors are modelled as a two-terminal device with the following
equation:
I = C · dV
dt
, V (0) = V0, (5.2)
where I is the current through the capacitor, C is the capacitance, V is the
voltage between the terminals and V0 is the initial value of V . The source
code for this model is found in appendix B.2.
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5.1.3 OTA model
The OTAs are modeled as fully differential single pole amplifiers based on
the transfer function from equation 3.19
A(s) = (eq.3.19) = Adcs
ωA
+1 , GBW = AdcωA [rad/s], (5.3)
∆Vin = Vin+ − Vin−, (5.4)
Vout+ =
∆Vin
2 · A(s), (5.5)
Vout− = −∆Vin2 · A(s), (5.6)
whereGBW is the gain bandwidth product of the OTA andAdc is the dc-gain.
The source code for this model is found in appendix B.3.
5.1.4 Integrator Model
The integrators are modeled as fully differential active RC integrators sim-
ilar to the single ended version discussed in section 3.2. It is a structural
model put together from the resistor, capacitor and OTA models described
in the previous subsections. Figure 5.1 shows the structure of the integra-
tors. The integrator structures are embedded into the complete modulator
Figure 5.1: Fully differential active RC integrator
models in section 5.2 and the source code for these can be found in ap-
pendix B.7 and B.8.
5.1.5 NRZ DAC Model
The NRZ DAC is modeled as a clocked voltage switch which will switch
between its two reference voltages if the DAC input has changed before a
rising clock edge. It also incorporates delayed switching and different slew
rates for rising and falling edges. The source code for this model is found
in appendix B.4.
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5.1.6 HRZ DAC Model
The HRZ DAC is modeled similar to the NRZ DAC model, but differs
somewhat since it is zeroed at every rising clock edge and switched on
at every falling edge. The OFF functionality is done by forcing the cur-
rent through the switch to zero. Also this DAC model incorporates delayed
switching and different slew rates for rising and falling edges. The source
code for this model is found in appendix B.5.
5.1.7 Quantizer Model
The quantizer model is made as a clocked comparator with digital output.
The output changes if the differential input has crossed a voltage treshold
level before a rising clock edge. The source code for this model is found in
appendix B.6.
5.2 Modulator Models
5.2.1 2-order CT ∆Σ modulator with active-RC integrators
Figure 5.2: 2-order CT ∆Σ modulator with active-RC integrators
The model for the 2-order CT-modulator is a structural model made of
the components described in the previous section. Figure 5.2 is a schematic
of how the modulator is put together. It consists of two fully differential
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integrators, a quantizer and four NRZ DAC elements with corresponding
resistors RDACi .
To avoid timing issues, the DAC clock (not shown in the figure) is a de-
layed version of the quantizer clock. Thus the model also includes a simple
delayed clock generator. The source code for this model can be found in
appendix B.7.
5.2.2 2-order GBW compensated CT ∆Σ modulator with active-
RC integrators
The model for the 2-order GBW compansated CT-modulator is almost iden-
tical to the modulator without compensation. In addition to the compo-
nents in figure 5.2, two HRZ DAC elements with corresponding resistors
RHRZ has been added to the system. This is done according to the block
diagram in figure 3.10, i.e. they are connected to the two inputs of OTA2 in
figure 5.2. The source code for this model can be found in appendix B.8.
5.3 SNDR calculation
The output from the CT modulators is a serial stream of bits. To plot the
output frequency spectrum and calculate the SNDR, this bitstream needs
postprocessing. The [Octave] script in appendix D.1 reads the output bit-
stream from the VHDL testbench in appendix B.9, calculates the SNDR ac-
cording to the method presented in (Appendix A.4 [Schreier, 2005]), and
finally writes the calculated output noise spectrum and integrated noise
spectrum to a .csv-file which can be read by a waveform viewer.
Chapter 6
Simulation Results and
Discussion
6.1 Scaling coefficients and OSR
In [Marques, 1998] they found the optimal1 scaling values for a second-
order DT modulator to be a1 = a2 = 0.5. A second-order DT loop filter
with these scaling coefficients is used as the basis for the CT modulators in
this text. By using the impulse invariant transform from section 2.4.1 the
following CT scaling coefficients were found (NRZ feedback pulse):
ksig = k1 = 0.25, kv = 1 k2 = 0.375
By using the [Matlab] script in appendix C.2 simulations were done to
find an appropriate OSR and to verify the DT-CT transform (do a CT-DT
transform). Figure 6.1 shows the simulated SNR vs. input amplitude for
an OSR of 32, 48 and 64 with the [Matlab] model. The SNR peaks at 55db
for OSR=32, 65db for OSR=48 and 71.5db for OSR=64. The DT CT-DT trans-
formed loop filter turned out to be identical with the original DT loop fil-
ter, they had identical transfer functions. The specification (sec. 4.1) claims
10 ENOB or 62dB SNDR, which means only OSR=64 will give enough
margins considering other noise sources and nonidealities than quantiza-
tion noise. In the following simulations an OSR=64 will be used.
1Noise shaping ability versus stability
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Figure 6.1: SNR vs Input amplitude for different OSR
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6.2 Ideal 2-order CT modulator perfomance
When using OSR=64 and the specification claims 50kHz signal bandwidth,
the needed sampling rate is given by equation 2.2, fs = 64 · 50kHz · 2 =
6.4MHz. This is the sampling rate used in the further simulations. The re-
sistor and capacitor values2 used are:
C = 15.625pF
R =
10kΩ
ki
1
RC
|ki=1 = 6.4 · 106 = fs,
where ki is the scaling coefficient. E.g. when the scaling coefficient k1 is
0.25, the corresponding resistor R1 will be 40kΩ.
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Figure 6.2: SNDR vs Input amplitude for 2-order CT modulator. fs = 6.4MHz,
fin = 9kHz
Figure 6.2 shows the SNDR vs. input amplitude for the 2-order CT mod-
ulator [VHDL-AMS] model. The SNDR peaks at 69.3dB for an input am-
plitude of −4dBFS. All following simulations are done in [Advance MS]
with the [VHDL-AMS] models.
6.3 Finite amplifer GBW performance
Figure 6.3 shows how finite amplifier GBW in the integrators affect the
performance of the CT modulator. Without compensation, the SNDR suf-
fer already when c ≤ 2. The compensated modulator works all the way
2The capacitor and resistor values are selected to match fs, while still having resonably
geometries
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down to c = 0.02 with no visible performance loss. Figure 6.4 shows the
frequency spectrums for the compensated modulator with different com-
pensation values. There is no sign of degradation of the signal in the fre-
quency domain due to the compensation.
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80
c=GBW/(2*pi*fs)
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DR
 (d
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compensated
uncompensated
Figure 6.3: SNDR vs GBW for 2-order CT modulator and ideally compensated
modulator. fs = 6.4MHz, fin = 9kHz, |Vin| = −9dBFS
Figure 6.4: Frequency spectrum for compensated CT modulators with c = 10 (red),
c = 0.1 (green), c = 0.05 (orange). fs = 6.4MHz, fin = 9kHz, |Vin| = −9dBFS
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6.4 Robustness of GBW compensation
In the following sections when refered to simulations with the noncompen-
sated model, these simulations are done with a GBW ten times the sam-
pling frequency. (c=10)
6.4.1 Variations in amplifier GBW
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Figure 6.5: SNDR when GBW deviates from compensated value. fs = 6.4MHz,
fin = 9kHz, |Vin| = −9dBFS
The compensated modulator performed very well considering ideal com-
pensation, i.e. the GBW compensated for matches the actual GBW in the
amplifiers. Figure 6.5 shows how the compensated modulators are affected
by variation in the actual amlifier GBW. For positive variations the perfor-
mance is mostly unaffected, but for negative variations the SNDR suffers.
For lower c-values the SNDR rolls of earlier. For c = 0.1 and c = 0.05,
the degradation is acceptable down to approximately −40% deviaton from
compensated amplifier GBW. In the further simulations a GBW variation
of ±40% is used.
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6.4.2 Finite OTA gain
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Figure 6.6: SNDR for different values of OTA gain and ±40% variation of GBW.
fs = 6.4MHz, fin = 9kHz, |Vin| = −9dBFS
In figure 6.6 the influence from finite OTA gain is presented. The com-
pensated modulator has been simulated with ±40% variation of the am-
plifier GBW. In section 3.2.1 it was stated that the OTA dc-gain should be
at least ≥OSR to avoid performance degradation. This can also be seen in
the figure where the SNDR falls when the gain is to low. The compensated
modulator does not seem to be more affected by finite OTA gain than the
noncompensated modulator. In fact, in figure 6.6 it keeps the SNDR better
for low gain values than the noncompensated modulator.
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6.4.3 RC product variation
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Figure 6.7: SNDR vs RC product deviation with ±40% variation of GBW. fs =
6.4MHz, fin = 9kHz, |Vin| = −9dBFS
In figure 6.7 the influence from RC product variation in the integra-
tors is presented. In section 3.2.2 it was stated that the resistor value can
vary with ±30% and the capacitors with ±20%. This gives a RC-product
variation from −44% to +56% which also is used in the simulations. The
resistor and capacitor values are adjusted with an equal amount relative to
their maximum deviation. I.e. if the capactior changes +10%, the resistor
changes +15%. The figure shows that the susceptibility to RC-variations
for the compensated modulator is comparable to the modulator without
compensation. For the most extreme negative RC-product variation, it even
seems to perform better.
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6.4.4 Excess Loop Delay
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Figure 6.8: SNDR vs Excess Loop Delay with ±40% variation of GBW. fs =
6.4MHz, fin = 9kHz, |Vin| = −9dBFS
In figure 6.8 the influence from excess loop delay in the feedback loops
is presented. The modulator with compensation for c = 0.05 has a signifi-
cant perfomance drop for a loop delay τd = 7.5% of Ts, and becomes unsta-
ble for the highest delay values. With c = 0.1 there is no significant differ-
ence in performance compared to the modulator without compensation. A
τd of 7.5% gives a maximum tolerable delay td = 0.075 · 156.25 ns = 11.7 ns
when c = 0.05.
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6.4.5 DAC slew rate
Finite Slew Rate
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Figure 6.9: SNDR vs DAC Slew Rate with ±40% variation of GBW. fs = 6.4MHz,
fin = 9kHz, |Vin| = −9dBFS
In figure the 6.9 influence from finite DAC slew rate is presented. The
SNDR starts to decrease for the compensated modulators when the slew
rate is lower than 108 V/s, but the noncompensated modulator is mostly
unaffected down to 107 V/s.
Asymmetric Slew Rate
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Figure 6.10: SNDR vs DAC Slew ”Up” Rate with±40% variation of GBW and Slew
”Down” Rate = 1012 V/s. fs = 6.4MHz, fin = 9kHz, |Vin| = −9dBFS
In figure the 6.10 the influence from asymmetric DAC pulses due to dif-
ferent rise and fall times in the DACs are presented. The DAC slew ”down”
rate was set to 1012 V/s and the slew ”up” rate varies.. The SNDR in the
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compensated modulator falls of at 108 V/s a decade before the noncom-
pensated one. This might be a result of the low slew rate and not the asym-
metry tough, since the results are almost equivalent to what seen for the
finite slew rate simulations in figure 6.9.
6.5 Internal Signal Swing
Figure 6.11: Signal swing at integrator ouputs for the second and first integrator
in a compensated modulator when GBWred = 10c and GBWgreen = 0.05c. fs =
6.4MHz, fin = 9kHz, |Vin| = −9dBFS
Figure 6.11 shows the output of the second and first integrator in an
ideally compensated modulator. The red plot is with c = 10 and the green
with c = 0.05. It is clear from the figure that the modulation of the signal
has a reduced signal swing when c = 0.05. In a real system with noise this
could lead to a limitation of the achievable SNDR. A transient noise analy-
sis of the modulators would probably accomodate this, but the simulation
tool [Advance MS] turned out to have a very limited functionality for this
matter with mixed signal systems.
Chapter 7
Comments
The initial DT simulations showed that an OSR=64 is needed to meet the
given accuracy specifications. The calculated CT scaling coefficients were
also verified by doing a CT→DT conversion in [Matlab] and then check the
correspondance with the original DT transfer function.
When using ideal compensation, the compensated modulator works as
intended down to c = 0.02 (The lowest c-value tested in simulations). The
noncompensated modulator performance is already degraded when c ≤ 2.
The simulations indicates that the modulator incorporating the compensa-
tion technique has similar robustness to nonidealities even for GBW values
as low as c ≥ 0.05 compared to the noncompensated modulator wich was
simulated with c = 10. It is important to understand that this is only valid
when the deviation of the amplifier GBW is within±40% of the GBW com-
pensated for. Especially when the actual amplifer GBW is less than this, the
SNDR will suffer.
It was also discovered that the internal signal swings in the modulator
is lowered when c is reduced. This might be a limitation for the pratical
achievable SNDR in a real circuit.
The simulation of the CT modulators in [Advance MS] is a rather time con-
suming operation. Because of the long simulation time it was not feasible
to do all the simulations on different frequencies and with different input
amplitudes. The SNDR plots are an indication for how the modulators per-
form, and the results must be treated thereafter.
45
46 CHAPTER 7. COMMENTS
Chapter 8
Conclusions
The main goal of the work presented in this text was to investigate how
circuit imperfections affects the performance of a continuous-time ∆Σ ADC
employing finite amplifier GBW compensation compared to a similar ADC
without compensation, and to find a setup which gives a resolution of more
than 10 ENOB or 62 dB SNDR. Initial discrete-time simulations were done
in [Matlab] and the ADC models are made in [VHDL-AMS] and simulated
with [Advance MS]. Here follows the conclusions drawn from this work,
and finally some thoughts about future work on this subject.
8.1 Conclusions
The discrete-time simulations showed that an OSR = 64 was needed to
meet the accuracy specification. Two structural models of a 2-order continuous-
time modulator were made, one of them incorporating the compensation
technique for finite amplifier GBW. It was verified that the GBW compen-
sation technique works very well under ideal conditions. I.e. if the actual
GBW is equal to the value compensated for it performs like an ideal non-
compensated CT modulator with c > 2 down to c = 0.02. It is also shown
that the performance is quite dependent on deviation of the actual ampli-
fier GBW. The dependency also increases when lowering the c-value com-
pensated for. As long as the actual GBW stays within±40% of the compen-
sation value, simulations showed that the compensated modulators with
c ≥ 0.05 has similar performance as a noncompensated modulator with
c = 10 when subject to circuit imperfections like finite OTA gain, integra-
tor gain variations, excess loop delay and slew rate limitations. In previous
work with this compensation technique [Ortmanns, 2004], circuit imperfec-
tions were only simulated on modulators with ideal compensation. Thus
the discovered relatively high sensitivity to nonidealities under GBW vari-
ations is new information.
The simulations also revealed a lower internal signal swing in the modula-
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tors when the amplifier GBW was reduced. This would probably make the
SNDR in the compensated modulators more susceptible to circuit noise in
a circuit implementation.
Even though some potential drawbacks with the compensation technique
has been found in this work, it might still be a promising track to follow.
If amplifiers with stable GBW and the right 1-pole transfer characteristics
is found, and the signal swing issue can be neglected or somehow coun-
teracted, the current consumption in CT modulators could be significantly
reduced.
8.2 Future Work
A natural step further would be to extend the simulations with noise anal-
ysis to see how the reduced internal signal swing affects the performance
when noise is included. It could also be useful to investigate the possibility
of changing the scaling coefficients to compensate for the reduced signal
swing.
The sensitivity to GBW variations will also require amplifier topologies
which can provide the required stability of the GBW. Finding such an am-
plifier architecture with a 1-pole transfer function similar to the one used in
the model would also be neccesary before doing a circuit implementation
of the system.
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Appendix A
Scaling coefficients
compensated modulator
Table A.1: Scaling coefficients for GBW compensated 2-order modulator
c-value k2 kh GE1
0.5 0.8302 0.6964 0.8627
0.3 0.8461 0.6637 0.7904
0.2 0.8539 0.6364 0.7154
0.1 0.8500 0.5787 0.5569
0.09 0.8468 0.5672 0.5307
0.08 0.8423 0.5530 0.5013
0.07 0.8358 0.5349 0.4680
0.06 0.8263 0.5110 0.4299
0.05 0.8119 0.4777 0.3859
0.04 0.7890 0.4276 0.3345
0.03 0.7487 0.3428 0.2738
0.02 0.6654 0.1752 0.2008
Table A.1 shows the scaling coefficents and the first integrator gain error
in a compensated modulator for different values of c. The values have been
calculated using the Matlab script in appendix C.1
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Appendix B
VHDL-AMS Models
B.1 Resistor Model
1 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 −− Tres−e n t . vhd
3 −− P r o j e c t : ctdsm
4 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
5 −− F i l e : r e s−e n t . vhd
6 −− Author : J on He lge Nis tad
7 −− Company :
8 −− C r e a t e d : 2006−06−10
9 −− L a s t updat e : 2006−06−10
10 −− P l a t f o r m :
11 −− Standard : VHDL’ 9 3 , VHDL−AMS, Math Packages
12 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
13 −− D e s c r i p t i o n : VHDL AMS e n t i t y f o r a r e s i s t o r
14 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
15 −− Copyr ight ( c ) 2006
16 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
17 −− R e v i s i o n s :
18 −− Date Vers i on Author D e s c r i p t i o n
19 −− 2006−06−10 1 . 0 j o n h e l g e C r e a t e d
20 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
21
22
23
24 l i b r a r y ieee proposed ;
25 use ieee proposed . e l e c t r i c a l s y s t e m s . a l l ;
26
27 e n t i t y res i s
28 generic ( r : r e s i s t a n c e ) ;
29 port ( terminal n1 , n2 : e l e c t r i c a l ) ;
30 end ;
1 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 −− Tres−i d e a l . vhd
3 −− P r o j e c t : ctdsm
4 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
5 −− F i l e : r e s−i d e a l . vhd
6 −− Author : J on He lge Nis tad
7 −− Company :
8 −− C r e a t e d : 2006−06−10
9 −− L a s t updat e : 2006−06−10
10 −− P l a t f o r m :
11 −− Standard : VHDL’ 9 3 , VHDL−AMS, Math Packages
12 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
13 −− D e s c r i p t i o n : I d e a l A r c h i t e c t u r e o f r e s i s t o r
14 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
15 −− Copyr ight ( c ) 2006
16 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
17 −− R e v i s i o n s :
18 −− Date Vers i on Author D e s c r i p t i o n
19 −− 2006−06−10 1 . 0 j o n h e l g e C r e a t e d
20 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
21
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24 a r c h i t e c t u r e i d e a l of res i s
25 quantity v across i through n1 to n2 ;
26 begin
27 v = = i∗r ;
28 end a r c h i t e c t u r e ;
B.2 Capacitor Model
1 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 −− T c a p v i n i t−e n t . vhd
3 −− P r o j e c t :
4 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
5 −− F i l e : c a p v i n i t−e n t . vhd
6 −− Author : J on He lge Nis tad
7 −− Company :
8 −− C r e a t e d : 2006−06−10
9 −− L a s t updat e : 2006−06−10
10 −− P l a t f o r m :
11 −− Standard : VHDL’ 9 3 , VHDL−AMS, Math Packages
12 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
13 −− D e s c r i p t i o n : E n t i t y f o r c a p a c i t o r wi th i n i t i a l v o l t a g e
14 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
15 −− Copyr ight ( c ) 2006
16 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
17 −− R e v i s i o n s :
18 −− Date Vers i on Author D e s c r i p t i o n
19 −− 2006−06−10 1 . 0 j o n h e l g e C r e a t e d
20 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
21
22
23
24 l i b r a r y IEEE proposed ;
25 use IEEE proposed . e l e c t r i c a l s y s t e m s . a l l ;
26
27 e n t i t y cap i s
28 generic ( cap value : r e a l ;
29 i n i t v o l t a g e : vo l tage
30 ) ;
31 port ( terminal pos , neg : e l e c t r i c a l
32 ) ;
33 end e n t i t y cap ;
34
35 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
1 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 −− T c a p v i n i t−beh . vhd
3 −− P r o j e c t :
4 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
5 −− F i l e : c a p v i n i t−beh . vhd
6 −− Author : J on He lge Nis tad
7 −− Company :
8 −− C r e a t e d : 2006−06−10
9 −− L a s t updat e : 2006−06−10
10 −− P l a t f o r m :
11 −− Standard : VHDL’ 9 3 , VHDL−AMS, Math Packages
12 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
13 −− D e s c r i p t i o n : A r c h i t e c t u r e f o r c a p a c i t o r wi th i n i t a l v o l t a g e
14 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
15 −− Copyr ight ( c ) 2006
16 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
17 −− R e v i s i o n s :
18 −− Date Vers i on Author D e s c r i p t i o n
19 −− 2006−06−10 1 . 0 j o n h e l g e C r e a t e d
20 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
21
22
23
24 a r c h i t e c t u r e i d e a l of cap i s
25 quantity v across i through pos to neg ;
26 begin
27 i f domain = quiescent domain use
28 v = = i n i t v o l t a g e ;
29 else
30 i = = cap value∗v ’ dot ;
31 end use ;
32 end a r c h i t e c t u r e i d e a l ;
33
34 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
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B.3 OTA model
1 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 −− Fi l ename : OTA ent . vhd
3 −− $ Id : . emacs , v 1 . 4 1 7 2 0 0 2 / 1 2 / 1 0 1 9 : 0 8 : 1 4 r s Exp $
4 −− D e s c r i p t i o n :
5 −− Author : J on He lge Nis tad<>
6 −− C r e a t e d a t : Tue Feb 7 1 5 : 1 7 : 3 0 2 0 0 6
7 −− M o d i f i e d a t : Thu Feb 2 3 1 3 : 4 7 : 3 9 2 0 0 6
8 −− M o d i f i e d by : J on He lge Nis tad<>
9 −−
10 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
11 l i b r a r y IEEE ;
12 use IEEE .MATH REAL. a l l ;
13 l i b r a r y ieee proposed ;
14 use ieee proposed . e l e c t r i c a l s y s t e m s . a l l ;
15
16 e n t i t y diffOTA i s
17
18 generic (
19 gain : r e a l : = 1 . 0 ;
20 GBW : r e a l : = 1 . 0 ;
21 vcmn : r e a l : = 0 . 0 ) ;
22 port (
23 terminal inpp : e l e c t r i c a l ;
24 terminal inpn : e l e c t r i c a l ;
25 terminal outpp : e l e c t r i c a l ;
26 terminal outpn : e l e c t r i c a l ) ;
27
28 end e n t i t y diffOTA ;
1 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 −− Fi l ename : di f fOTA gbw . vhd
3 −− $ Id : . emacs , v 1 . 4 1 7 2 0 0 2 / 1 2 / 1 0 1 9 : 0 8 : 1 4 r s Exp $
4 −− D e s c r i p t i o n :
5 −− Author : J on He lge Nis tad<>
6 −− C r e a t e d a t : Tue Feb 7 1 5 : 3 5 : 5 5 2 0 0 6
7 −− M o d i f i e d a t : Mon Mar 1 3 1 2 : 5 5 : 0 3 2 0 0 6
8 −− M o d i f i e d by : J on He lge Nis tad<>
9 −−
10 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
11
12 a r c h i t e c t u r e gbw of diffOTA i s
13
14 quantity vinp across inpp to e l e c t r i c a l r e f ;
15 quantity vinn across inpn to e l e c t r i c a l r e f ;
16 quantity voutp across ioutp through outpp to e l e c t r i c a l r e f ;
17 quantity voutn across ioutn through outpn to e l e c t r i c a l r e f ;
18
19 −− The dominant p o l e
20 constant w A : r e a l : = ( math 2 pi∗GBW/gain ) ;
21
22 −− P a r t s o f t h e t r a n s f e r f u n c t i o n
23 constant num : r e a l v e c t o r : = ( 0 = > gain ) ;
24 constant den : r e a l v e c t o r : = ( 1 . 0 , 1 . 0 / w A) ;
25 quantity v d i f f h a l f : vo l tage : = 0 . 0 ;
26
27
28 begin −− a r c h i t e c t u r e gbw
29 v d i f f h a l f == ( vinp−vinn ) / 2 . 0 ;
30 voutp = = vcmn+ v d i f f h a l f ’ l t f (num, den ) ; −− m u l t i p l y wi th t r a n s f e r f u n c t i o n
31 voutn = = vcmn−v d i f f h a l f ’ l t f (num, den ) ; −− and s e t o u t p u t s
32
33 end a r c h i t e c t u r e gbw;
B.4 NRZ DAC Model
1 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 −− T d a c e n t . vhd
3 −− P r o j e c t :
4 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
5 −− F i l e : d a c e n t . vhd
6 −− Author : J on He lge Nis tad
7 −− Company :
8 −− C r e a t e d : 2006−06−10
9 −− L a s t updat e : 2006−06−10
10 −− P l a t f o r m :
11 −− Standard : VHDL’ 9 3 , VHDL−AMS, Math Packages
12 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
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13 −− D e s c r i p t i o n : e n t i t y f o r t h e nrz dac
14 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
15 −− Copyr ight ( c ) 2006
16 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
17 −− R e v i s i o n s :
18 −− Date Vers i on Author D e s c r i p t i o n
19 −− 2006−06−10 1 . 0 j o n h e l g e C r e a t e d
20 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
21
22
23
24 l i b r a r y IEEE ;
25 use IEEE .MATH REAL. a l l ;
26 use IEEE . s t d l o g i c 1 1 6 4 . a l l ;
27 l i b r a r y ieee proposed ;
28 use ieee proposed . e l e c t r i c a l s y s t e m s . a l l ;
29
30 e n t i t y dac i s
31
32 generic (
33 vrefP : r e a l : = 5 . 0 ; −− p o s i t i v e r e f e r e n c e v o l t a g e
34 vrefN : r e a l : = 0 . 0 ; −− n e g a t i v e r e f e r e n c e v o l t a g e
35 slew up : r e a l : = 1 . 0 e12 ; −− s l ew ” up ” r a t e
36 slew down : r e a l : = 1 . 0 e12 ; −− øsew ” down ” r a t e
37 delay : time : = 0 . 0 ns ) ; −− e x c e s s l o o p d e l a y
38
39 port (
40 s ignal input : in s t d l o g i c ;
41 s ignal c lk : in s t d l o g i c ;
42 terminal output : e l e c t r i c a l ) ;
43
44 end e n t i t y dac ;
1 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 −− T d a c i d e a l . vhd
3 −− P r o j e c t :
4 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
5 −− F i l e : d a c i d e a l . vhd
6 −− Author : J on He lge Nis tad
7 −− Company :
8 −− C r e a t e d : 2006−06−10
9 −− L a s t updat e : 2006−06−10
10 −− P l a t f o r m :
11 −− Standard : VHDL’ 9 3 , VHDL−AMS, Math Packages
12 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
13 −− D e s c r i p t i o n : a r c h i t e c t u r e f o r nrz dac
14 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
15 −− Copyr ight ( c ) 2006
16 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
17 −− R e v i s i o n s :
18 −− Date Vers i on Author D e s c r i p t i o n
19 −− 2006−06−10 1 . 0 j o n h e l g e C r e a t e d
20 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
21
22
23
24 a r c h i t e c t u r e i d e a l of dac i s
25
26 quantity vout across iout through output to e l e c t r i c a l r e f ;
27 s ignal v i n t e r n a l : r e a l : = 0 . 0 ;
28 begin −− a r c h i t e c t u r e
29
30 dac : process ( c lk ) i s
31 begin −− p r o c e s s c l o c k e d
32 i f clk ’ event and c lk = ’ 1 ’ then
33 i f input = ’ 1 ’ then −− c h e c k t h e input
34 v i n t e r n a l <= vrefN a f t e r delay ; −− add t h e e x c e s s d e l a y
35 else
36 v i n t e r n a l <= vrefP a f t e r delay ;
37 end i f ;
38 end i f ;
39 end process dac ;
40
41 vout = = vinterna l ’ slew ( slew up , slew down ) ; −− s e t t h e output and
42 −− app ly t h e s l e w i n g
43
44 end a r c h i t e c t u r e i d e a l ;
B.5 HRZ DAC Model
1 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
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2 −− T d a c h r z e n t . vhd
3 −− P r o j e c t :
4 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
5 −− F i l e : d a c h r z e n t . vhd
6 −− Author : J on He lge Nis tad
7 −− Company :
8 −− C r e a t e d : 2006−03−09
9 −− L a s t updat e : 2006−06−10
10 −− P l a t f o r m :
11 −− Standard : VHDL’ 9 3 , VHDL−AMS, Math Packages
12 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
13 −− D e s c r i p t i o n : e n t i t y o f hrz−dac
14 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
15 −− Copyr ight ( c ) 2006
16 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
17 −− R e v i s i o n s :
18 −− Date Vers i on Author D e s c r i p t i o n
19 −− 2006−03−09 1 . 0 j h n i s t a d C r e a t e d
20 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
21
22 l i b r a r y IEEE ;
23 use IEEE .MATH REAL. a l l ;
24 use IEEE . s t d l o g i c 1 1 6 4 . a l l ;
25 l i b r a r y ieee proposed ;
26 use ieee proposed . e l e c t r i c a l s y s t e m s . a l l ;
27
28 e n t i t y hrz dac i s
29
30 generic (
31 vrefP : r e a l : = 1 . 0 ; −− p o s i t i v e r e f e r e n c e v o l t a g e
32 vrefN : r e a l : = 0 . 0 ; −− n e g a t i v e r e f e r e n c e v o l t a g e
33 slew up : r e a l : = 1 . 0 e15 ; −− s l ew ” up ” r a t e
34 slew down : r e a l := −1 .0 e15 ; −− s l ew ” down ” r a t e ”
35 delay : time : = 0 ns ) ; −− e x c e s s l o o p d e l a y
36
37 port (
38 s ignal input : in s t d l o g i c ;
39 s ignal c lk : in s t d l o g i c ;
40 terminal output : e l e c t r i c a l ) ;
41
42 end e n t i t y hrz dac ;
1 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 −− T d a c h r z i d e a l . vhd
3 −− P r o j e c t :
4 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
5 −− F i l e : d a c h r z i d e a l . vhd
6 −− Author : J on He lge Nis tad
7 −− Company :
8 −− C r e a t e d : 2006−06−10
9 −− L a s t updat e : 2006−06−10
10 −− P l a t f o r m :
11 −− Standard : VHDL’ 9 3 , VHDL−AMS, Math Packages
12 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
13 −− D e s c r i p t i o n : A r c h i t e c t u r e f o r HRZ dac
14 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
15 −− Copyr ight ( c ) 2006
16 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
17 −− R e v i s i o n s :
18 −− Date Vers i on Author D e s c r i p t i o n
19 −− 2006−06−10 1 . 0 j o n h e l g e C r e a t e d
20 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
21
22
23
24 a r c h i t e c t u r e i d e a l of hrz dac i s
25
26 quantity vout across iout through output to e l e c t r i c a l r e f ;
27 s ignal v i n t e r n a l : r e a l : = 0 . 0 ;
28 begin −− a r c h i t e c t u r e i d e a l
29
30
31 dac : process ( c lk ) i s
32 begin −− p r o c e s s
33 i f clk ’ event and c lk = ’ 1 ’ then −− a t r i s i n g edge
34 v i n t e r n a l <= 0 .0 a f t e r delay ; −− z e r o t h e i n t e r n a l s i g n a l
35 e l s i f clk ’ event and c lk = ’ 0 ’ then −− a t f a l l i n g edge
36 i f input = ’ 1 ’ then
37 v i n t e r n a l <= vrefP a f t e r ( delay ) ; −−c h e c k input
38 else
39 v i n t e r n a l <= vrefN a f t e r ( delay ) ;
40 end i f ;
41 end i f ;
42 end process dac ;
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43
44 i f v i n t e r n a l = 0 . 0 use
45 iout = = 0 . 0 ; −−cut c u r r e n t when z e r o e d
46 else
47 vout = = vinterna l ’ slew ( slew up , slew down ) ; −− s e t t h e ouput
48 end use ; −− and app ly t h e s l e w i n g
49
50 end a r c h i t e c t u r e i d e a l ;
B.6 Quantizer Model
1 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 −− Fi l ename : q u a n t i z e r e n t . vhd
3 −− $ Id : . emacs , v 1 . 4 1 7 2 0 0 2 / 1 2 / 1 0 1 9 : 0 8 : 1 4 r s Exp $
4 −− D e s c r i p t i o n :
5 −− Author : J on He lge Nis tad<>
6 −− C r e a t e d a t : F r i Feb 3 0 8 : 5 5 : 4 4 2 0 0 6
7 −− M o d i f i e d a t : F r i Feb 3 0 9 : 1 6 : 3 2 2 0 0 6
8 −− M o d i f i e d by : J on He lge Nis tad<>
9 −−
10 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
11 l i b r a r y IEEE ;
12 use IEEE .MATH REAL. a l l ;
13 use IEEE . s t d l o g i c 1 1 6 4 . a l l ;
14 l i b r a r y ieee proposed ;
15 use ieee proposed . e l e c t r i c a l s y s t e m s . ALL ;
16
17 e n t i t y d i f f q u a n t i z e r i s
18
19 generic (
20 t reshold : r e a l : = 0 . 0 ) ;
21
22 port (
23 terminal inpp : e l e c t r i c a l ;
24 terminal inpn : e l e c t r i c a l ;
25 s ignal output : out s t d l o g i c ;
26 s ignal c lk : in s t d l o g i c ) ;
27 end e n t i t y d i f f q u a n t i z e r ;
1 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 −− Fi l ename : q u a n t i z e r i d e a l . vhd
3 −− $ Id : . emacs , v 1 . 4 1 7 2 0 0 2 / 1 2 / 1 0 1 9 : 0 8 : 1 4 r s Exp $
4 −− D e s c r i p t i o n :
5 −− Author : J on He lge Nis tad<>
6 −− C r e a t e d a t : F r i Feb 3 0 9 : 0 1 : 5 4 2 0 0 6
7 −− M o d i f i e d a t : F r i Feb 3 0 9 : 1 0 : 0 6 2 0 0 6
8 −− M o d i f i e d by : J on He lge Nis tad<>
9 −−
10 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
11
12 a r c h i t e c t u r e i d e a l of d i f f q u a n t i z e r i s
13
14 quantity vinp across inpp to e l e c t r i c a l r e f ;
15 quantity vinn across inpn to e l e c t r i c a l r e f ;
16 quantity v d i f f : vo l tage : = 0 . 0 ;
17 begin −− a r c h i t e c t u r e i d e a l
18 v d i f f = = vinp−vinn ;
19 clocked : process ( c lk ) i s
20 begin −− p r o c e s s c l o c k e d
21 i f clk ’ event and c lk = ’ 1 ’ then −− r i s i n g c l o c k edge
22 i f vdi f f ’ above ( t reshold ) then
23 output <= ’1 ’ ;
24 else
25 output <= ’0 ’ ;
26 end i f ;
27 end i f ;
28 end process clocked ;
29
30 end a r c h i t e c t u r e i d e a l ;
B.7 2-order CT modulator Model
1 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 −− Fct sdm2 ent . vhd
3 −− $ Id : . emacs , v 1 . 4 1 7 2 0 0 2 / 1 2 / 1 0 1 9 : 0 8 : 1 4 r s Exp $
4 −− D e s c r i p t i o n :
5 −− Author : J on He lge Nis tad<>
6 −− C r e a t e d a t : F r i Feb 3 1 0 : 0 1 : 4 1 2 0 0 6
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7 −− M o d i f i e d a t : Sa t Jun 1 0 1 6 : 0 0 : 3 1 2 0 0 6
8 −− M o d i f i e d by : J on He lge Nis tad<>
9 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
10
11 l i b r a r y IEEE ;
12 use IEEE .MATH REAL. a l l ;
13 use IEEE . s t d l o g i c 1 1 6 4 . a l l ;
14 l i b r a r y ieee proposed ;
15 use ieee proposed . e l e c t r i c a l s y s t e m s . a l l ;
16
17 e n t i t y ctsdm2 i s
18
19
20 generic (
21 GBW : r e a l : = 1 . 0 ; −− OTA GBW in Hz
22 otaga in : r e a l : = 1 . 0 ; −− OTA gain
23 vcmn : r e a l : = 0 . 0 ; −− common mode v o l t a g e
24 R1val : r e a l : = 1 . 0 ; −− Value o f R1
25 R2val : r e a l : = 1 . 0 ; −− Value o f R2
26 Rdac1val : r e a l : = 1 . 0 ; −− Value o f RDAC1
27 Rdac2val : r e a l : = 1 . 0 ; −− Value o f RDAC2
28 Hdacval : r e a l : = 1 . 0 ; −− Value o f HDAC
29 C1val : r e a l : = 1 . 0 ; −− Value o f C1
30 C2val : r e a l : = 1 . 0 ; −− Vaule o f C2
31 vrefP : r e a l : = 1 . 0 ; −− P o s i t i v e R e f e r e n c e V o l t a g e
32 vrefN : r e a l : = − 1 . 0 ; −− N e g a t i v e R e f e r e n c e V o l t a g e
33 dac1delay : time : = 1 . 0 ns ; −− E x c e s s l o o p d e l a y DAC1
34 dac2delay : time : = 1 . 0 ns ; −− E x c e s s l o o p d e l a y DAC2
35 de layedc lock de lay : time : = 1 . 0 ns ; −− Delay in c l o c k g e n e r a t o r
36 hrzdacdelay : time : = 1 . 0 ns ; −− E x c e s s l o o p d e l a y in HRZ DAC
37 d a c r i s e : r e a l : = 1 . 0 ; −− Slew ” up ” r a t e in t h e DACs
38 d a c f a l l : r e a l : = −1 . 0 ) ; −− Slew ” down ” r a t e in t h e DACs
39
40 port (
41 terminal inpp : e l e c t r i c a l ;
42 terminal inpn : e l e c t r i c a l ;
43 s ignal output : out s t d l o g i c ;
44 s ignal c lk : in s t d l o g i c ) ;
45
46 end e n t i t y ctsdm2 ;
1 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 −− Fctsdm2 nocomp . vhd
3 −− $ Id : . emacs , v 1 . 4 1 7 2 0 0 2 / 1 2 / 1 0 1 9 : 0 8 : 1 4 r s Exp $
4 −− D e s c r i p t i o n :
5 −− Author : J on He lge Nis tad<>
6 −− C r e a t e d a t : F r i Feb 3 1 0 : 0 4 : 3 7 2 0 0 6
7 −− M o d i f i e d a t : Sa t Jun 1 0 1 6 : 0 9 : 4 8 2 0 0 6
8 −− M o d i f i e d by : J on He lge Nis tad<>
9 −−
10 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
11 l i b r a r y MGC AMS;
12 use MGC AMS.ELDO. a l l ;
13
14
15
16 a r c h i t e c t u r e nocomp of ctsdm2 i s
17
18
19 terminal inOTA1p : e l e c t r i c a l ;
20 terminal inOTA1n : e l e c t r i c a l ;
21 terminal inOTA2p : e l e c t r i c a l ;
22 terminal inOTA2n : e l e c t r i c a l ;
23 terminal outOTA1p : e l e c t r i c a l ;
24 terminal outOTA1n : e l e c t r i c a l ;
25 terminal outOTA2p : e l e c t r i c a l ;
26 terminal outOTA2n : e l e c t r i c a l ;
27 terminal inRdac1a : e l e c t r i c a l ;
28 terminal inRdac1b : e l e c t r i c a l ;
29 terminal inRdac2a : e l e c t r i c a l ;
30 terminal inRdac2b : e l e c t r i c a l ;
31 terminal T3 : e l e c t r i c a l ;
32
33 s ignal delayedclock : s t d l o g i c : = ’ 0 ’
34 s ignal s1 : s t d l o g i c ;
35
36
37 begin −− a r c h i t e c t u r e wi th no compensa t i on
38
39 −− Here a r e t h e d e l t a s igma modula to r put t o g e t h e r o f
40 −− d i f f e r e n sub components
41
42 OTA1 : e n t i t y work . diffOTA (gbw)
43 generic map (
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44 gain => otagain ,
45 GBW =>GBW,
46 vcmn => vcmn )
47
48 port map (
49 inpp => inOTA1p ,
50 inpn => inOTA1n ,
51 outpp => outOTA1p ,
52 outpn => outOTA1n ) ;
53
54 OTA2 : e n t i t y work . diffOTA (gbw)
55 generic map (
56 gain => otagain ,
57 GBW =>GBW,
58 vcmn => vcmn )
59 port map (
60 inpp => inOTA2p ,
61 inpn => inOTA2n ,
62 outpp => outOTA2p ,
63 outpn => outOTA2n ) ;
64
65
66 R1a : e n t i t y work . res ( i d e a l )
67 generic map (
68 r => R1val )
69 port map (
70 n1 => inpn ,
71 n2 => inOTA1p ) ;
72
73 R1b : e n t i t y work . res ( i d e a l )
74 generic map (
75 r => R1val )
76 port map (
77 n1 => inpp ,
78 n2 => inOTA1n ) ;
79
80 R2a : e n t i t y work . res ( i d e a l )
81 generic map (
82 r => R2val )
83 port map (
84 n1 => outOTA1p ,
85 n2 => inOTA2p ) ;
86
87 R2b : e n t i t y work . res ( i d e a l )
88 generic map (
89 r => R2val )
90 port map (
91 n1 => outOTA1n ,
92 n2 => inOTA2n ) ;
93
94
95
96 Rdac1a : e n t i t y work . res ( i d e a l )
97 generic map (
98 r => Rdac1val )
99 port map (
100 n1 => inRdac1a ,
101 n2 => inOTA1n ) ;
102
103 Rdac1b : e n t i t y work . res ( i d e a l )
104 generic map (
105 r => Rdac1val )
106 port map (
107 n1 => inRdac1b ,
108 n2 => inOTA1p ) ;
109
110 Rdac2a : e n t i t y work . res ( i d e a l )
111 generic map (
112 r => Rdac2val )
113 port map (
114 n1 => inRdac2a ,
115 n2 => inOTA2n ) ;
116
117 Rdac2b : e n t i t y work . res ( i d e a l )
118 generic map (
119 r => Rdac2val )
120 port map (
121 n1 => inRdac2b ,
122 n2 => inOTA2p ) ;
123
124
125
126 C1a : e n t i t y work . cap ( i d e a l )
127 generic map (
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128 cap value => C1val ,
129 i n i t v o l t a g e => 0 .0 )
130 port map (
131 pos => inOTA1n ,
132 neg => outOTA1p ) ;
133
134 C1b : e n t i t y work . cap ( i d e a l )
135 generic map (
136 cap value => C1val ,
137 i n i t v o l t a g e => 0 .0 )
138 port map (
139 pos => inOTA1p ,
140 neg => outOTA1n ) ;
141
142 C2a : e n t i t y work . cap ( i d e a l )
143 generic map (
144 cap value => C2val ,
145 i n i t v o l t a g e => 0 .0 )
146 port map (
147 pos => inOTA2n ,
148 neg => outOTA2p ) ;
149
150 C2b : e n t i t y work . cap ( i d e a l )
151 generic map (
152 cap value => C2val ,
153 i n i t v o l t a g e => 0 .0 )
154 port map (
155 pos => inOTA2p ,
156 neg => outOTA2n ) ;
157
158 quant izer : e n t i t y work . d i f f q u a n t i z e r ( i d e a l )
159 generic map (
160 t reshold => 0 .0 )
161 port map (
162 inpp => outOTA2n ,
163 inpn => outOTA2p ,
164 output => s1 ,
165 c lk => c lk ) ;
166
167 −− t h e 4 dac b l o c k s
168 dac1a : e n t i t y work . dac ( i d e a l )
169 generic map (
170 vrefP => vrefP ,
171 vrefN => vrefN ,
172 slew up => dac r i se ,
173 slew down => d a c f a l l ,
174 delay => dac1delay )
175 port map (
176 input => s1 ,
177 c lk => delayedclock ,
178 output => inRdac1a ) ;
179
180 dac1b : e n t i t y work . dac ( i d e a l )
181 generic map (
182 vrefP => vrefN ,
183 vrefN => vrefP ,
184 slew up => dac r i se ,
185 slew down => d a c f a l l ,
186 delay => dac1delay )
187 port map (
188 input => s1 ,
189 c lk => delayedclock ,
190 output => inRdac1b ) ;
191
192 dac2a : e n t i t y work . dac ( i d e a l )
193 generic map (
194 vrefP => vrefP ,
195 vrefN => vrefN ,
196 slew up => dac r i se ,
197 slew down => d a c f a l l ,
198 delay => dac2delay )
199 port map (
200 input => s1 ,
201 c lk => delayedclock ,
202 output => inRdac2a ) ;
203
204 dac2b : e n t i t y work . dac ( i d e a l )
205 generic map (
206 vrefP => vrefN ,
207 vrefN => vrefP ,
208 slew up => dac r i se ,
209 slew down => d a c f a l l ,
210 delay => dac2delay )
211 port map (
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212 input => s1 ,
213 c lk => delayedclock ,
214 output => inRdac2b ) ;
215
216
217
218 −− d e l a y e d c l o c k g e n e r a t o r
219 clkdelaygen : process ( c lk ) i s
220 begin
221 i f clk ’ event and c lk = ’ 1 ’ then
222 delayedclock <= ’1 ’ a f t e r delayedc lock de lay ;
223 else
224 delayedclock <= ’0 ’ a f t e r delayedc lock de lay ;
225 end i f ;
226 end process clkdelaygen ;
227
228
229
230 output <= s1 ;
231 end a r c h i t e c t u r e s t r u c t u r a l ;
B.8 2-order CT modulator Model with GBW compen-
sation
1 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 −− F c t s d m 2 s t r u c t . vhd
3 −− $ Id : . emacs , v 1 . 4 1 7 2 0 0 2 / 1 2 / 1 0 1 9 : 0 8 : 1 4 r s Exp $
4 −− D e s c r i p t i o n :
5 −− Author : J on He lge Nis tad<>
6 −− C r e a t e d a t : F r i Feb 3 1 0 : 0 4 : 3 7 2 0 0 6
7 −− M o d i f i e d a t : Sa t Jun 1 0 1 6 : 0 8 : 0 5 2 0 0 6
8 −− M o d i f i e d by : J on He lge Nis tad<>
9 −−
10 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
11 l i b r a r y MGC AMS;
12 use MGC AMS.ELDO. a l l ;
13
14
15
16 a r c h i t e c t u r e s t r u c t u r a l of ctsdm2 i s
17
18
19 terminal inOTA1p : e l e c t r i c a l ;
20 terminal inOTA1n : e l e c t r i c a l ;
21 terminal inOTA2p : e l e c t r i c a l ;
22 terminal inOTA2n : e l e c t r i c a l ;
23 terminal outOTA1p : e l e c t r i c a l ;
24 terminal outOTA1n : e l e c t r i c a l ;
25 terminal outOTA2p : e l e c t r i c a l ;
26 terminal outOTA2n : e l e c t r i c a l ;
27 terminal inRdac1a : e l e c t r i c a l ;
28 terminal inRdac1b : e l e c t r i c a l ;
29 terminal inRdac2a : e l e c t r i c a l ;
30 terminal inRdac2b : e l e c t r i c a l ;
31 terminal inHdacA : e l e c t r i c a l ;
32 terminal inHdacB : e l e c t r i c a l ;
33 terminal T3 : e l e c t r i c a l ;
34
35 s ignal delayedclock : s t d l o g i c : = ’ 0 ’
36 s ignal s1 : s t d l o g i c ;
37
38
39 begin −− a r c h i t e c t u r e s t r u c t u r a l
40
41 −− Here a r e t h e d e l t a s igma modula to r put t o g e t h e r o f
42 −− d i f f e r e n sub components
43
44 OTA1 : e n t i t y work . diffOTA (gbw)
45 generic map (
46 gain => otagain ,
47 GBW =>GBW,
48 vcmn => vcmn )
49
50 port map (
51 inpp => inOTA1p ,
52 inpn => inOTA1n ,
53 outpp => outOTA1p ,
54 outpn => outOTA1n ) ;
55
56 OTA2 : e n t i t y work . diffOTA (gbw)
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57 generic map (
58 gain => otagain ,
59 GBW =>GBW,
60 vcmn => vcmn )
61 port map (
62 inpp => inOTA2p ,
63 inpn => inOTA2n ,
64 outpp => outOTA2p ,
65 outpn => outOTA2n ) ;
66
67
68 R1a : e n t i t y work . res ( i d e a l )
69 generic map (
70 r => R1val )
71 port map (
72 n1 => inpn ,
73 n2 => inOTA1p ) ;
74
75 R1b : e n t i t y work . res ( i d e a l )
76 generic map (
77 r => R1val )
78 port map (
79 n1 => inpp ,
80 n2 => inOTA1n ) ;
81
82 R2a : e n t i t y work . res ( i d e a l )
83 generic map (
84 r => R2val )
85 port map (
86 n1 => outOTA1p ,
87 n2 => inOTA2p ) ;
88
89 R2b : e n t i t y work . res ( i d e a l )
90 generic map (
91 r => R2val )
92 port map (
93 n1 => outOTA1n ,
94 n2 => inOTA2n ) ;
95
96
97
98 Rdac1a : e n t i t y work . res ( i d e a l )
99 generic map (
100 r => Rdac1val )
101 port map (
102 n1 => inRdac1a ,
103 n2 => inOTA1n ) ;
104
105 Rdac1b : e n t i t y work . res ( i d e a l )
106 generic map (
107 r => Rdac1val )
108 port map (
109 n1 => inRdac1b ,
110 n2 => inOTA1p ) ;
111
112 Rdac2a : e n t i t y work . res ( i d e a l )
113 generic map (
114 r => Rdac2val )
115 port map (
116 n1 => inRdac2a ,
117 n2 => inOTA2n ) ;
118
119 Rdac2b : e n t i t y work . res ( i d e a l )
120 generic map (
121 r => Rdac2val )
122 port map (
123 n1 => inRdac2b ,
124 n2 => inOTA2p ) ;
125
126
127
128 C1a : e n t i t y work . cap ( i d e a l )
129 generic map (
130 cap value => C1val ,
131 i n i t v o l t a g e => 0 .0 )
132 port map (
133 pos => inOTA1n ,
134 neg => outOTA1p ) ;
135
136 C1b : e n t i t y work . cap ( i d e a l )
137 generic map (
138 cap value => C1val ,
139 i n i t v o l t a g e => 0 .0 )
140 port map (
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141 pos => inOTA1p ,
142 neg => outOTA1n ) ;
143
144 C2a : e n t i t y work . cap ( i d e a l )
145 generic map (
146 cap value => C2val ,
147 i n i t v o l t a g e => 0 .0 )
148 port map (
149 pos => inOTA2n ,
150 neg => outOTA2p ) ;
151
152 C2b : e n t i t y work . cap ( i d e a l )
153 generic map (
154 cap value => C2val ,
155 i n i t v o l t a g e => 0 .0 )
156 port map (
157 pos => inOTA2p ,
158 neg => outOTA2n ) ;
159
160 quant izer : e n t i t y work . d i f f q u a n t i z e r ( i d e a l )
161 generic map (
162 t reshold => 0 .0 )
163 port map (
164 inpp => outOTA2n ,
165 inpn => outOTA2p ,
166 output => s1 ,
167 c lk => c lk ) ;
168
169 −− t h e 4 dac b l o c k s
170 dac1a : e n t i t y work . dac ( i d e a l )
171 generic map (
172 vrefP => vrefP ,
173 vrefN => vrefN ,
174 slew up => dac r i se ,
175 slew down => d a c f a l l ,
176 delay => dac1delay )
177 port map (
178 input => s1 ,
179 c lk => delayedclock ,
180 output => inRdac1a ) ;
181
182 dac1b : e n t i t y work . dac ( i d e a l )
183 generic map (
184 vrefP => vrefN ,
185 vrefN => vrefP ,
186 slew up => dac r i se ,
187 slew down => d a c f a l l ,
188 delay => dac1delay )
189 port map (
190 input => s1 ,
191 c lk => delayedclock ,
192 output => inRdac1b ) ;
193
194 dac2a : e n t i t y work . dac ( i d e a l )
195 generic map (
196 vrefP => vrefP ,
197 vrefN => vrefN ,
198 slew up => dac r i se ,
199 slew down => d a c f a l l ,
200 delay => dac2delay )
201 port map (
202 input => s1 ,
203 c lk => delayedclock ,
204 output => inRdac2a ) ;
205
206 dac2b : e n t i t y work . dac ( i d e a l )
207 generic map (
208 vrefP => vrefN ,
209 vrefN => vrefP ,
210 slew up => dac r i se ,
211 slew down => d a c f a l l ,
212 delay => dac2delay )
213 port map (
214 input => s1 ,
215 c lk => delayedclock ,
216 output => inRdac2b ) ;
217
218 −− EXTRA ELEMENTS IN THIS HRZ VERSION−−−−
219 HdacA : e n t i t y work . res ( i d e a l )
220 generic map (
221 r => Hdacval )
222 port map (
223 n1 => inHdacA ,
224 n2 => inOTA2n ) ;
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225
226 HdacB : e n t i t y work . res ( i d e a l )
227 generic map (
228 r => Hdacval )
229 port map (
230 n1 => inHdacB ,
231 n2 => inOTA2p ) ;
232
233 HrzdacA : e n t i t y work . hrz dac ( i d e a l )
234 generic map (
235 vrefP => vrefP ,
236 vrefN => vrefN ,
237 slew up => dac r i se ,
238 slew down => d a c f a l l ,
239 delay => hrzdacdelay )
240 port map (
241 input => s1 ,
242 c lk => delayedclock ,
243 output => inHdacA ) ;
244
245 HrzdacB : e n t i t y work . hrz dac ( i d e a l )
246 generic map (
247 vrefP => vrefN ,
248 vrefN => vrefP ,
249 slew up => dac r i se ,
250 slew down => d a c f a l l ,
251 delay => hrzdacdelay )
252 port map (
253 input => s1 ,
254 c lk => delayedclock ,
255 output => inHdacB ) ;
256
257 −− END OF EXTRA HRZ ELEMENTz−−
258
259
260 −− d e l a y e d c l o c k g e n e r a t o r
261 clkdelaygen : process ( c lk ) i s
262 begin
263 i f clk ’ event and c lk = ’ 1 ’ then
264 delayedclock <= ’1 ’ a f t e r delayedc lock de lay ;
265 else
266 delayedclock <= ’0 ’ a f t e r delayedc lock de lay ;
267 end i f ;
268 end process clkdelaygen ;
269
270
271
272 output <= s1 ;
273 end a r c h i t e c t u r e s t r u c t u r a l ;
B.9 VHDL testbench
1 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
2 −− Ttb c t sdm2 . vhd
3 −− P r o j e c t :
4 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
5 −− F i l e : t b d e l t a s i g m a . vhd
6 −− Author : J on He lge Nis tad
7 −− Company :
8 −− C r e a t e d : 2006−01−17
9 −− L a s t updat e : 2006−06−10
10 −− P l a t f o r m :
11 −− Standard : VHDL’ 9 3 , VHDL−AMS, Math Packages
12 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
13 −− D e s c r i p t i o n : De l t a s igma t e s t b e n c h
14 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
15 −− Copyr ight ( c ) 2006
16 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
17 −− R e v i s i o n s :
18 −− Date Vers i on Author D e s c r i p t i o n
19 −− 2006−01−17 1 . 0 j o n h e l g e C r e a t e d
20 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
21
22 l i b r a r y i e e e ;
23 use i e e e . math real . a l l ;
24 use i e e e . s t d l o g i c 1 1 6 4 . a l l ;
25
26 use i e e e . s t d l o g i c a r i t h . a l l ;
27 use i e e e . s td log ic uns igned . a l l ;
28 use i e e e . Numeric std . a l l ;
29 use STD. TEXTIO . a l l ;
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30 use i e e e . numer ic b i t . a l l ;
31
32
33 l i b r a r y IEEE proposed ;
34 use IEEE proposed . e l e c t r i c a l s y s t e m s . a l l ;
35
36 l i b r a r y MGC AMS;
37 use MGC AMS. eldo parameters . a l l ;
38
39 e n t i t y t b d e l t a s i g m a c t 2 i s
40
41 end e n t i t y t b d e l t a s i g m a c t 2 ;
42
43 a r c h i t e c t u r e bhv of t b d e l t a s i g m a c t 2 i s
44
45 terminal A : e l e c t r i c a l ;
46 terminal B : e l e c t r i c a l ;
47 quantity Ain across iAin through A to e l e c t r i c a l r e f ;
48 quantity Bin across iB in through B to e l e c t r i c a l r e f ;
49 quantity anaop : vo l tage : = 0 . 0 ;
50 s ignal op : s t d l o g i c ;
51 s ignal c lk : s t d l o g i c ;
52 s ignal anaoptemp : r e a l : = 0 . 0 ;
53 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
54
55 −−e l d o p a r a m e t e r s s e t in t h e . cmd t o p l e v e l f i l e−−−−−−−−−−−−−−−−−−−−−−−−−−−−
56 constant amp : r e a l : = param ( ”amp” ) ;
57 constant fb in : r e a l : = param ( ” fb in ” ) ;
58 constant OSR : r e a l : = param ( ”OSR” ) ;
59 constant f i n : r e a l : = param ( ” f i n ” ) ;
60 constant GBW : r e a l : = param ( ”GBW” ) ;
61 constant otaga in : r e a l : = param ( ” otaga in ” ) ;
62 constant vcmn : r e a l : = param ( ”vcmn” ) ;
63 constant R1val : r e a l : = param ( ”R1val ” ) ;
64 constant R2val : r e a l : = param ( ”R2val ” ) ;
65 constant Rdac1val : r e a l : = param ( ”Rdac1val ” ) ;
66 constant Rdac2val : r e a l : = param ( ”Rdac2val ” ) ;
67 constant Hdacval : r e a l : = param ( ”Hdacval” ) ;
68 constant C1val : r e a l : = param ( ”C1val” ) ;
69 constant C2val : r e a l : = param ( ”C2val” ) ;
70 constant vrefP : r e a l : = param ( ” vrefP ” ) ;
71 constant vrefN : r e a l : = param ( ”vrefN ” ) ;
72 constant dac1delay : r e a l : = param ( ”dac1delay” ) ;
73 constant dac2delay : r e a l : = param ( ”dac2delay” ) ;
74 constant delayedc lock de lay : r e a l : = param ( ” de layedc lock de lay ” ) ;
75 constant hrzdacdelay : r e a l : = param ( ” hrzdacdelay” ) ;
76 constant GBWcomp : r e a l : = param ( ”GBWcomp” ) ;
77 constant d a c r i s e : r e a l : = param ( ” d a c r i s e ” ) ;
78 constant d a c f a l l : r e a l : = param ( ” d a c f a l l ” ) ;
79 −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
80
81
82 f i l e rapport : t e x t open append mode i s ” rapport . t x t ” ;
83
84 begin −− a r c h i t e c t u r e bhv
85
86
87 −− i n i t i a t e t h e d e l t a s igma modula to r
88 dut : e n t i t y work . ctsdm2 ( s t r u c t u r a l )
89 generic map (
90 GBW =>GBW,
91 otaga in => otagain ,
92 vcmn => vcmn ,
93 R1val => R1val ,
94 R2val => R2val ,
95 Rdac1val => Rdac1val ,
96 Rdac2val => Rdac2val ,
97 Hdacval => Hdacval ,
98 C1val => C1val ,
99 C2val => C2val ,
100 vrefP => vrefP ,
101 vrefN => vrefN ,
102 dac1delay => (dac1delay∗1 . 0 ns ) ,
103 dac2delay => (dac2delay∗1 . 0 ns ) ,
104 de layedc lock de lay => ( de layedc lock de lay ∗1 . 0 ns ) ,
105 hrzdacdelay => ( hrzdacdelay ∗ 1 . 0 ns ) ,
106 d a c r i s e => dac r i se ,
107 d a c f a l l => d a c f a l l )
108
109 port map (
110 inpp =>A,
111 inpn => B ,
112 output => op ,
113 c lk => c lk ) ;
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114
115
116 −− w r i t e t h e h e a d e r o f t h e output f i l e
117 −− t h i s i s us ed t o p a r s e t h e r e s u l t s in t h e o c t a v e s c r i p t
118 wr header : process i s
119 var iable L : l i n e ;
120 var iable temp : i n t e g e r : = 0 ;
121 begin
122 wri te (L , OSR) ;
123 wri teL ine ( rapport , L ) ;
124 wri te (L , fb in ) ;
125 wri teL ine ( rapport , L ) ;
126 wri te (L , GBWcomp) ;
127 wri teL ine ( rapport , L ) ;
128 wri te (L , GBW) ;
129 wri teL ine ( rapport , L ) ;
130 wri te (L , o taga in ) ;
131 wri teL ine ( rapport , L ) ;
132 wri te (L , amp) ;
133 wri teL ine ( rapport , L ) ;
134 wri te (L , f i n ) ;
135 wri teL ine ( rapport , L ) ;
136 wait ;
137 end process wr header ;
138
139 −− G e n e r a t e t h e input s i g n a l t o t h e modula to r
140 Ain ==vcmn+amp∗s in ( math 2 pi∗ f i n∗NOW) ;
141 Bin ==vcmn−amp∗s in ( math 2 pi∗ f i n∗NOW) ;
142
143 −− P r o c e s s f o r input c l o c k g e n e r a t i o n
144 −− f c l k = 6 . 4 MHz
145
146 stimulus : process i s
147 begin −− p r o c e s s s t i m u l u s
148 c lk <= ’1 ’ ;
149 wait for 7 8 . 1 2 5∗1 ns ;
150 c lk <= ’0 ’ ;
151 wait for 7 8 . 1 2 5∗1 ns ;
152 end process st imulus ;
153
154
155 −− The p r o c e s s t h a t w r i t e s t h e output v a l u e t o a f i l e .
156 w r i t e f i l e : process ( c lk ) i s
157 var iable L : l i n e ;
158 var iable temp : i n t e g e r : = 0 ;
159 begin
160 i f f a l l i n g e d g e ( c lk ) then −− do a sampl e a t a s t a b l e moment
161 i f op = ’ 1 ’ then temp : = 1 ;
162 else temp : = 0 ;
163 end i f ;
164 wri te (L , temp ) ; −− w r i t e i t t o t h e f i l e
165 wri teL ine ( rapport , L ) ;
166 end i f ;
167 end process w r i t e f i l e ;
168
169 −− A p r o c e s s f o r c o n v e r t i n g t h e d i g i t a l output t o a a n a l o g s i g n a l .
170 −− Nice f o r do ing measurements on t h e output in Ezwave
171 writeanaop : process ( op ) i s
172 begin
173 i f op = ’ 1 ’ then anaoptemp <= 1 .0 ;
174 else anaoptemp <= −1.0;
175 end i f ;
176 end process writeanaop ;
177
178
179 anaop = = anaoptemp ’ ramp ( 1 . 0 e−15) ; −− ramp t h e a n a l o g v e r s i o n o f ouput .
180 end a r c h i t e c t u r e bhv ;
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Appendix C
Matlab Code
C.1 Code for calculation of compensated feedback co-
efficents
1 %% Author Jon He lge Nis tad 2006
2 %% GE1 , k2 and kh must be s e t t o
3 %% ” someth ing ” be f o r e running s c r i p t ”
4
5 f s =6.4 e6 ;
6 c =0.015
7 GBW norm= f s∗2∗pi ;
8 GBW=c∗GBW norm ;
9
10 %% P o l e s
11 w2=(GBW+ f s /(GE1 )+k2∗ f s +kh∗ f s ) ;
12 w1=(GBW+0.25∗ f s +0.25∗ f s ) ;
13
14 %% Delays
15 tau1=((1−exp(−w2/ f s ) ) /(w2) )∗ f s
16 tau2 = ( ( (w1ˆ 2 )∗(1−exp(−w2/ f s ) )−(w2ˆ 2 )∗(1−exp(−w1/ f s ) ) ) /(w1∗w2∗(w1−w2) ) )∗ f s
17
18 %% S c a l i n g c o e f f i c i e n t s
19 k2=(6∗ tau1+4∗ tau1∗tau2−tau2 ˆ 2 ) /(8∗ tau1 )
20 kh=(3∗ tau1+2∗ tau1∗tau2−tau2 ˆ 2 ) /(4∗ tau1 )
21
22 % Gain e r r o r s
23 GE1=GBW/(w1)
24 GE2=GBW/(w2)
C.2 Code for simulation of DT filter and DT simula-
tion of CT loop filter
1 % Author : J on He lge Nistad , 2 0 0 5
2 % S i m u l a t i o n and c o m p a r i s i o n o f 2 . o r d e r DT and CT
3 % d e l t a sigma modula to r . CT s i m u l a t i o n i s done by
4 % f i r s t do ing CT−DT t r a n s f o r m o f t h e CT l o o p f i l t e r .
5
6 OSR=64;
7 fB =100 e3 ;
8 f s =fB∗OSR;
9
10 z=zpk ( ’ z ’ , 1 )
11
12 %% The o p t i m a l DT NTF a1=a2 =0.5
13 NTFcifb=1/(1−(−0.5/(z−1)−(0 .5∗0.5) /(z−1) ˆ 2 ) )
14
15 %% The r e s u l t s from t h e imp . inv . t r a n s f o r m
16 %% was k1 = 0 . 2 5 k2 = 0 . 3 7 5 kv = 1 . Th i s i s a r e p r e s e n t a t i o n
17 %% o f t h e CT l o o p f i l t e r
18 Ac = [ 0 0 ; 1 0 ] ;
19 Bc = [ 1 −0 . 2 5 ; 0 −0 . 3 7 5 ] ;
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20 Cc = [ 0 1 ] ;
21 Dc = [ 0 0 ] ;
22
23 %% Making a s t a t e s p a c e d e s c r i p t i o n
24 LFc=ss (Ac , Bc , Cc , Dc) ;
25 LF0c=ss (Ac , Bc ( : , 1 ) , Cc , Dc ( 1 ) ) ;
26 L0c=zpk ( LF0c ) ;
27
28 %% Do a CT−DT c o n v e r s i o n
29 LF=mapCtoD ( LFc , [ 0 1 ] )
30 ABCD=[LF . a LF . b ; LF . c LF . d ] ;
31 %% Find t h e new NTF
32 H=ca lcu la teTF (ABCD)
33
34 %%P l o t a p o l e−z e r o map o f t h e two NTF’ s
35 f igure ( 1 ) ;
36 pzmap (H, NTFcifb ) ;
37
38 %%S i m u l a t e t h e two NTFs wi th d i f f e r e n t input a m p l i t u d e s .
39 amp=[−140:5:−15 −12 −10:0];
40 snr1=simulateSNR (H, OSR, amp, 0 , 2 , 1 / ( 4∗4 8 ) , 1 6 ) ;
41 snr2=simulateSNR ( NTFcifb , OSR, amp, 0 , 2 , 1 / ( 4∗4 8 ) , 1 6 ) ;
42 f igure ( 2 )
43 hold on ;
44 plot (amp , snr1 , ’ g ’ ,amp , snr2 , ’b ’ ) ;
Appendix D
Octave code
D.1 Octave script for SNDR calculation
1 ## A s c r i p t f o r r e a d i n g t h e output f i l e from
2 ## t h e vhd l t e s t b e n c h .
3 ## Author : J on He lge Nis tad
4
5 ## Read t h e v a l u e s from r a p p o r t . t x t
6 f=fopen ( ” r e s u l t . t x t ” , ” r ” , ” ieee−l e ” ) ;
7 invec = fscanf ( f , ”%f ” ) ;
8 f c l o s e ( f ) ;
9
10
11 ## Find t h e l e n g t h o f t h e b i t s t r e a m s
12 ## The f i r s t v a l u e in t h e h e a d e r i s OSR
13 cnt =2 ;
14 while ( invec ( cnt ) ! = invec ( 1 ) )
15 cnt ++;
16 end
17 bLength=cnt −1; ## The l e n g t h o f t h e b i t s t r e a m s
18
19 ## C a l c u l a t e s how many sim . runs done
20 nRuns=( length ( invec )/bLength )
21
22
23 ## C r e a t e t h e f i l e o c t r e s and w r i t e a h e a d e r i n t o i t
24 o c t r e s =fopen ( ” o c t r e s ” , ”w” ) ;
25 f p r i n t f ( oc t res , ” ### RESULTS FROM OCTAVE RUNS ###\n” ) ;
26 klokk=clock ;
27 f p r i n t f ( oc t res , ” ### Date : %d.%d.%d Time: %d:%d:%d ###\n” , klokk ( 3 ) , klokk ( 2 ) , klokk ( 1 ) , klokk ( 4 ) , klokk
( 5 ) , klokk ( 6 ) ) ;
28 f p r i n t f ( oc t res , ” ### Tota l number of runs = %d ###\n” , nRuns ) ;
29
30 ## c r e a t e t h e two . c sv f i l e s f o r t h e p l o t s
31 spec t ra =fopen ( ” spec t ra . csv” , ”w” ) ;
32 in teg =fopen ( ” s p e c t r a i n t e g . csv ” , ”w” ) ;
33
34 for runde =1 :nRuns
35 newVec=invec ( ( bLength∗(runde−1)+1) : ( bLength∗runde ) ) ;
36 OSR=newVec ( 1 ) ;
37 fb in =newVec ( 2 ) ;
38 GBWcomp=newVec ( 3 ) ;
39 GBWact=newVec ( 4 ) ;
40 otaga in=newVec ( 5 ) ;
41 amp=newVec ( 6 ) ;
42 f i n =newVec ( 7 ) ;
43 r e s u l t=newVec ( ( 8 + 1 0 0 ) : end ) ;
44 r e s u l t =( r e s u l t −0.5) / 0 . 5 ;
45 N=length ( r e s u l t ) ;
46
47
48 ## SNDR c a l c u l a t i o n as done a t page 3 8 0 in s c h r e i e r 0 5 # #
49 w = hann(N) ; # Hann window
50 nb = 3 ; #Hann
51 w= f l i p l r (w) ; # R o t a t e and f l i p t h e v e c t o r so i t matche s V
52 w= rot90 (w) ;
53
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54 w1=norm (w, 1 ) ;
55 w2=norm (w, 2 ) ;
56 NBW=(w2/w1) ˆ 2 ;
57
58 V= f f t (w.∗ r e s u l t ) /(w1/2) ;
59 s i g n a l b i n s =fb in +[−(nb−1)/ 2 : ( nb−1)/ 2 ] ;
60 n o i s e b i n s = 1 : (N/(2∗OSR) +1) ;
61 n o i s e b i n s ( s i g n a l b i n s ) = [ ] ;
62 snr=10∗log10 (sum ( abs (V( s i g n a l b i n s ) ) . ˆ 2 ) / sum ( abs (V( n o i s e b i n s ) ) . ˆ 2 ) ) ;
63 ## END o f SNDR c a l u c a l a t i o n
64
65 ## Wri t e t h e c a l c u l a t e d SNDR t o t h e o c t r e s f i l e
66 f p r i n t f ( oc t res , ”\n−−− Resul t s run %d : −−−\n” , runde )
67 f p r i n t f ( oc t res , ”Number of samples = %d\n” , N) ;
68 f p r i n t f ( oc t res , ” fb in = %d\n” , fb in ) ;
69 f p r i n t f ( oc t res , ”−−−−−−−−−−−−−−−−\n |SNDR = %f |\n−−−−−−−−−−−−−−−−\n” , snr ) ;
70 f p r i n t f ( oc t res , ”GBWcomp = %d GBWact=%d otaga in=%d\n amp=%f f i n=%d\n\n” ,GBWcomp , GBWact , otagain
, amp , f i n ) ;
71
72
73
74 ## WRITE t h e s p e c t r a . c sv f i l e
75 ## F i r s t t h e h e a d e r needed by ezwave
76
77 f p r i n t f ( spec t ra , ” .HEADER\n” ) ;
78 f p r i n t f ( spec t ra , ” . .NAMES\n” ) ;
79 f p r i n t f ( spec t ra , ”Freq ,%d GBWact=%d otaga in=%d\n” , runde , GBWact , o taga in ) ;
80
81 f p r i n t f ( spec t ra , ” . . UNITS\n” ) ;
82 f p r i n t f ( spec t ra , ”Hz, dBFS\n” ) ;
83 f p r i n t f ( spec t ra , ” . . DATATYPES\n” ) ;
84 f p r i n t f ( spec t ra , ”double , double\n” ) ;
85 f p r i n t f ( spec t ra , ” . . WAVEFORM TYPES\n” ) ;
86 f p r i n t f ( spec t ra , ” , analog\n” ) ;
87 f p r i n t f ( spec t ra , ” . . AXIS SPACING\n” ) ;
88 f p r i n t f ( spec t ra , ” l i n e a r\n” ) ;
89 f p r i n t f ( spec t ra , ” . . FOLDER NAME\n” ) ;
90 f p r i n t f ( spec t ra , ”FFT\n” ) ;
91 f p r i n t f ( spec t ra , ” .DATA\n” ) ;
92
93 ## Then w r i t e t h e spec t rum t o t h e f i l e
94 j = f loor ( length (V) /2) ;
95 for i =1 : j
96 f p r i n t f ( spec t ra , ”%E,%E\n” , i ,20∗ log10 ( abs (V( i ) ) ) ) ;
97 end
98
99
100 ## WRITE t h e s p e c t r a i n t e g . c sv f i l e
101 ## F i r s t t h e h e a d e r needed by ezwave
102
103 f p r i n t f ( integ , ” .HEADER\n” ) ;
104 f p r i n t f ( integ , ” . . NAMES\n” ) ;
105 f p r i n t f ( integ , ”Freq ,%d GBWact=%d otaga in=%d\n” , runde , GBWact , o taga in ) ;
106
107 f p r i n t f ( integ , ” . . UNITS\n” ) ;
108 f p r i n t f ( integ , ”Hz, dBFS\n” ) ;
109 f p r i n t f ( integ , ” . . DATATYPES\n” ) ;
110 f p r i n t f ( integ , ”double , double\n” ) ;
111 f p r i n t f ( integ , ” . . WAVEFORM TYPES\n” ) ;
112 f p r i n t f ( integ , ” , analog\n” ) ;
113 f p r i n t f ( integ , ” . . AXIS SPACING\n” ) ;
114 f p r i n t f ( integ , ” l i n e a r\n” ) ;
115 f p r i n t f ( integ , ” . . FOLDER NAME\n” ) ;
116 f p r i n t f ( integ , ”FFT\n” ) ;
117 f p r i n t f ( integ , ” .DATA\n” ) ;
118
119 ## Then w r i t e t h e i n t e g r a t e d spec t rum
120 j = f loor ( length (V) /2) ;
121 temp =0 ;
122 temp2=0 ;
123 for i =1 : j
124 i f ( fbin−2< i && i < fb in +2) ## s e p a r a t e s i g n a l b i n s
125 temp2=temp2+( abs (V( i ) ) ˆ 2 ) ;
126 f p r i n t f ( integ , ”%E,%E\n” , i ,10∗ log10 ( temp2 ) ) ;
127 else
128 temp=temp+( abs (V( i ) ) ˆ 2 ) ; ## and n o i s e b i n s
129 f p r i n t f ( integ , ”%E,%E\n” , i ,10∗ log10 ( temp ) ) ;
130 end
131 end
132
133
134 end
135
136 ## f i n a l l y c l o s e t h e f i l e s
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137
138 f p r i n t f ( oc t res , ” ### END ###\n” ) ;
139 f c l o s e ( o c t r e s ) ;
140 f c l o s e ( spec t ra ) ;
141 f c l o s e ( in teg ) ;
